Re: [PATCH] Pentium IV cacheline size.

From: Dave Jones (davej@suse.de)
Date: Sat Oct 13 2001 - 09:27:30 EST

Next message: Kai Henningsen: "Re: crc32 cleanups"
Previous message: Martin Bauer: "A7A266 clock timer configuration lost"
In reply to: Mikael Pettersson: "Re: [PATCH] Pentium IV cacheline size."
Next in thread: Mark Hahn: "Re: [PATCH] Pentium IV cacheline size."
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On Sat, 13 Oct 2001, Mikael Pettersson wrote:

> According to the P4 and Xeon optimisation manual (#248966-03), the
> L1 cache has a 64-byte line size and the L2 cache has a 128-byte
> line size. (Page 1-18, Table 1-1.) Perhaps someone just confused

Great, conflicting documentation.
#24547203 (Vol3 : System programming guide) has this to say..
(page 325)
"The cache lines for the L1 and L2 caches in the Pentium 4 processor
are 64 bytes wide"

regards,

Dave.

-- | Dave Jones. http://www.codemonkey.org.uk | SuSE Labs

- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/

Next message: Kai Henningsen: "Re: crc32 cleanups"
Previous message: Martin Bauer: "A7A266 clock timer configuration lost"
In reply to: Mikael Pettersson: "Re: [PATCH] Pentium IV cacheline size."
Next in thread: Mark Hahn: "Re: [PATCH] Pentium IV cacheline size."
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b29 : Mon Oct 15 2001 - 21:00:49 EST