Re: question: i/o port 0x61 on x86 archs

From: Randy.Dunlap (rddunlap@osdl.org)
Date: Sat Jun 08 2002 - 17:01:13 EST

Next message: Linus Torvalds: "Re: [PATCH] Futex Asynchronous Interface"
Previous message: Anton Blanchard: "Re: PCI DMA to small buffers on cache-incoherent arch"
In reply to: Ravikiran G Thirumalai: "question: i/o port 0x61 on x86 archs"
Next in thread: Ingo Oeser: "Re: question: i/o port 0x61 on x86 archs"
Reply: Ingo Oeser: "Re: question: i/o port 0x61 on x86 archs"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On Sat, 8 Jun 2002, Ravikiran G Thirumalai wrote:

| I have a question regdg do_nmi routine in x86; what does location 0x61
| from inb(0x61) do? Is it something very well known in intel archs?

Yes, see any Intel PIIX or ICH chipset spec.
I'm looking at the 82801BA I/O Controller Hub 2 (ICH2)
spec., section 9.7.1.

Port 0x61 is the NMI status and control register.

-- ~Randy

- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/

Next message: Linus Torvalds: "Re: [PATCH] Futex Asynchronous Interface"
Previous message: Anton Blanchard: "Re: PCI DMA to small buffers on cache-incoherent arch"
In reply to: Ravikiran G Thirumalai: "question: i/o port 0x61 on x86 archs"
Next in thread: Ingo Oeser: "Re: question: i/o port 0x61 on x86 archs"
Reply: Ingo Oeser: "Re: question: i/o port 0x61 on x86 archs"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b29 : Sat Jun 15 2002 - 22:00:13 EST