[PATCH] Added VIA 6103 10/100Mbps Phyceiver in sis900.c

• Next message: Andi Kleen: "Re: [PATCH] Runtime memory barrier patching"
• Previous message: Rick Lindsley: "Re: [patch] HT scheduler, sched-2.5.68-A9"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

The actual driver can't find the VIA 6103 Phyceiver in PC CHIPS M810D MOBOs.
I used the mii_chip_table from etherboot project.

--- sis900.c 2003-04-22 09:39:29.000000000 +0100
+++ sis900.c-via6103 2003-04-22 11:50:36.000000000 +0100
@@ -125,6 +125,7 @@
        { "ICS LAN PHY", 0x0015, 0xF440, LAN },
        { "NS 83851 PHY", 0x2000, 0x5C20, MIX },
        { "Realtek RTL8201 PHY", 0x0000, 0x8200, LAN },
+ { "VIA 6103 PHY", 0x0101, 0x8f20, LAN },
        {0,},
 };

Regards, Pedro

-- 
Pedro A. Gracia Fajardo
Instituto Tecnológico de Energías Renovables (ITER)
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

• Next message: Andi Kleen: "Re: [PATCH] Runtime memory barrier patching"
• Previous message: Rick Lindsley: "Re: [patch] HT scheduler, sched-2.5.68-A9"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b29 : Wed Apr 23 2003 - 22:00:32 EST