Re: Who's responsible for configuring CLS on a cardbus device?
From: Tejun Heo
Date: Tue May 26 2009 - 19:50:43 EST
Robert Hancock wrote:
> Alan Cox wrote:
>> Currently its handled by pci_set_mwi() but there isn't actually a more
>> direct way to do this.
> Yeah, I guess the assumption is that unless the device is using MWI it
> doesn't care about cache line size. However, in the case of the sata_sil
> controllers (and possibly other devices), the device cares about it for
> other purposes (I think it's FIFO handling in this case).
> Maybe we should just be setting the cache line size somewhere more
> basic, like pci_set_master or something?
Hmmm... given that it is something which is usually handled by the
system firmware, wouldn't it be more fitting to configure it from pci
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/