Re: VIA CPU PCI cache line size (Re: Linux 2.6.30-rc8 [also: VIA Support])

[Michael S. Zick]

On Fri June 5 2009, Harald Welte wrote:
> On Thu, Jun 04, 2009 at 08:15:10PM -0400, Dave Jones wrote:
> 
> > I meant just doing something like this..
> > 
> > (untested)
> > 
> > I'm not sure if the clflush_size==0 case can happen, which is why
> > I left the fallback.  Maybe on ancient cpus?
> 
> this patch looks fine with me.  I didn't do any testing yet either, though.
> 

Although not coded as Dave J. suggests - I have been re-setting the
that value to the cpu cache line size for a week or two now.

It doesn't break anything in an obvious way - does seem to help.

Mike
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/