Re: [thisops uV2 09/10] x86: this_cpu_cmpxchg andthis_cpu_cmpxchg_double operations

From: Mathieu Desnoyers
Date: Sat Nov 27 2010 - 10:20:34 EST


* Christoph Lameter (cl@xxxxxxxxx) wrote:
> Provide support as far as the hardware capabilities of the x86 cpus
> allow.
>
> V1->V2:
> - Mark %rdx clobbering during cmpxchg16b
> - Provide emulation of cmpxchg16b for early AMD processors
>
> Signed-off-by: Christoph Lameter <cl@xxxxxxxxx>

[...]
> +/*
> + * Something is screwed up with alternate instruction creation. This one
> + * fails with a mysterious asm error about a byte val > 255.

Hrm, "interesting" ;) Does each of these work if expressed directly in inline
assembly without the alternatives ? Can you give us more information about the
failure ?

> + */
> +#define percpu_cmpxchg16b(pcp, o1, o2, n1, n2) \
> +({ \
> + char __ret; \
> + typeof(o1) __o1 = o1; \
> + typeof(o1) __n1 = n1; \
> + typeof(o2) __o2 = o2; \
> + typeof(o2) __n2 = n2; \
> + typeof(o2) __dummy; \
> + VM_BUG_ON(((unsigned long)pcp) % 16); \

Restricting typing on "pcp" at build time might be more appropriate. E.g.
creating a "struct doublecas" that would be forcefully aligned on 16 bytes. We
could check that with __builtin_types_compatible_p and generate a build failure
if necessary.

Thanks,

Mathieu

> + alternative_io("call cmpxchg16b_local\n\t" P6_NOP4, \
> + "cmpxchg16b %%gs:(%%rsi)\n\tsetz %0\n\t", \
> + X86_FEATURE_CX16, \
> + ASM_OUTPUT2("=a"(__ret), "=d"(__dummy)), \
> + "S" (pcp), "b"(__n1), "c"(__n2), \
> + "a"(__o1), "d"(__o2)); \
> + __ret; \
> +})

--
Mathieu Desnoyers
Operating System Efficiency R&D Consultant
EfficiOS Inc.
http://www.efficios.com
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/