ARM cortex A9 feature

[naveen yadav]

Hi All,

I am reading ARM cortex a9 manual and got few question in mind.

1. Where I need strong order type memory ? any sample example is very helpfull.

2. L2 cache, Cortex a9 support exclusive L2 cache feature, where we need it ?
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/