Re: [PATCH] ARM: ftrace: Ensure code modifications are synchronisedacross all cpus
From: Jon Medhurst (Tixy)
Date: Fri Dec 07 2012 - 12:45:42 EST
On Fri, 2012-12-07 at 12:13 -0500, Steven Rostedt wrote:
> I'll make my question more general:
> If I have a nop, that is a size of a call (branch and link), which is
> near the beginning of a function and not part of any conditional, and I
> want to convert it into a call (branch and link), would adding a
> breakpoint to it, modifying it to the call, and then removing the
> breakpoint be possible? Of course it would require syncing in between
> steps, but my question is, if the above is possible on a thumb2 ARM
I believe so. The details are (repeating your earlier explanation) ...
1. Replace first half of nop with 16bit 'breakpoint' instruction.
2. Sync.(cache flush to PoU + IPIs to make other cores invalidate the
icache for changed part of the nop instruction).
3. Replace second half of nop with second half of the call instruction.
5. Replace the breakpoint with the first half of the call instruction.
And if any core execute the breakpoint instruction, then the handler
ensures execution continues at the instruction after the nop were trying
However, wouldn't we need any of this breakpoint malarkey, why not just
just use a 16-bit branch instruction which branches over the second half
of the nop? :-)
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/