From: David Daney <david.daney@xxxxxxxxxx>
The Cavium, OCTEON is a MIPS based SoC. Here we add support for its
on-chip GPIO lines.
Changes from v1: Cleaned up variable names, messages and added some
comments as suggested by Linus Walleij.
The second patch depends on the first, but is in code maintained by
Ralf. It may be best to mrege both of these together, perhaps from
the GPIO tree, with Ralf's Acked-by.
David Daney (2):
MIPS: OCTEON: Select ARCH_REQUIRE_GPIOLIB
gpio MIPS/OCTEON: Add a driver for OCTEON's on-chip GPIO pins.
arch/mips/Kconfig | 1 +
arch/mips/include/asm/mach-cavium-octeon/gpio.h | 21 ++++
drivers/gpio/Kconfig | 8 ++
drivers/gpio/Makefile | 1 +
drivers/gpio/gpio-octeon.c | 157 ++++++++++++++++++++++++
5 files changed, 188 insertions(+)
create mode 100644 arch/mips/include/asm/mach-cavium-octeon/gpio.h
create mode 100644 drivers/gpio/gpio-octeon.c