Re: [PATCH v1 2/3] ARM64 LPC: LPC driver implementation

[Rongrong Zou]

å 2015/12/29 21:51, Arnd Bergmann åé:
> On Tuesday 29 December 2015 21:33:51 Rongrong Zou wrote:
> > We only implement io cycles here, we hook the lpc_io_write_byte
> > and lpc_io_read_byte to inb/outb. So the drivers(ipmi/uart) which access
> > the legacy ISA I/O port need no modification.
> >
> > The low pin count specification is at
> > http://www.intel.com/design/chipsets/industry/lpc.htm
> >
> > Signed-off-by: Rongrong Zou <zourongrong@xxxxxxxxx>
>
> I'm slightly confused here: I thought this driver was hisilicon specific.
> Is the MMIO register layout that is used in this hardware actually standardized
> in a way that the driver also works for all other implementations?

The register defined is not standardized. other vendors may define their own
registers.

> > +
> > +static struct lpc_dev *lpc_dev;
> > +
> > +int lpc_master_write(unsigned int slv_access_mode, unsigned int cycle_type,
> > +		      unsigned int addr, unsigned char *buf, unsigned int len)
> > +{
>
> Please make all function definitions 'static' so we don't accidentally get
> other users that bypass the proper interface.
>
> 	Arnd
> _______________________________________________
> linuxarm mailing list
> linuxarm@xxxxxxxxxx
> http://rnd-openeuler.huawei.com/mailman/listinfo/linuxarm

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/