[PATCH 0/3] Add clockevet for timer-nps driver to NPS400 SoC

From: Noam Camus
Date: Thu Oct 13 2016 - 11:28:14 EST

From: Noam Camus <noamca@xxxxxxxxxxxx>

In first version of this driver we supported clocksource for the NPS400.
The support for clockevent was taken from Synopsys ARC timer driver.
This was good for working with our simulator of NPS400.
However in NPS400 ASIC the timers behave differently than simulation.
The timers in ASIC are shared between all threads whithin a core
and hence need different driver to support this behaviour.

The idea of this design is that we got 16 HW threads per core
each represented at bimask in a shared register in this core.
So when thread wants that next clockevent expiration will produce
timer interrupt to itself the correspondance bit in this register
should be set.
So theoretically if all 16 bits are set then all HW threads will get
timer interrupt on next expiration of timer 0.

Note that we use Synopsys ARC design naming convention for the timers
timer0 is used for clockevents
timer1 is used for clocksource.

Noam Camus (3):
soc: Support for NPS HW scheduling
ARC: [plat-eznps] remove macros for timer0 TSI
clocksource: Add clockevent support to NPS400 driver

.../bindings/timer/ezchip,nps400-timer.txt | 15 --
.../bindings/timer/ezchip,nps400-timer0.txt | 17 ++
.../bindings/timer/ezchip,nps400-timer1.txt | 15 ++
arch/arc/plat-eznps/include/plat/ctop.h | 2 -
drivers/clocksource/timer-nps.c | 239 +++++++++++++++++++-
include/soc/nps/mtm.h | 61 +++++
6 files changed, 322 insertions(+), 27 deletions(-)
delete mode 100644 Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt
create mode 100644 Documentation/devicetree/bindings/timer/ezchip,nps400-timer0.txt
create mode 100644 Documentation/devicetree/bindings/timer/ezchip,nps400-timer1.txt
create mode 100644 include/soc/nps/mtm.h