Re: [kernel-hardening] rowhammer protection [was Re: Getting interrupt every million cache misses]

From: Peter Zijlstra
Date: Fri Oct 28 2016 - 14:48:40 EST


On Fri, Oct 28, 2016 at 08:30:14PM +0200, Pavel Machek wrote:
> Would you (or someone) have pointer to good documentation source on
> available performance counters?

The Intel SDM has a section on them and the AMD Bios and Kernel
Developers Guide does too.

That is, they contain lists of available counters for the various parts
from these vendors and that's pretty much all there is.