Re: [PATCH 2/3] iommu/arm-smmu-v3: Add workaround for Cavium ThunderX2 erratum #74
From: Jon Masters
Date: Thu May 04 2017 - 19:36:14 EST
On 05/03/2017 05:47 AM, Will Deacon wrote:
> Hi Geetha,
> On Tue, May 02, 2017 at 12:01:15PM +0530, Geetha Akula wrote:
>> SMMU_IIDR register is broken on T99, that the reason we are using MIDR.
> Urgh, that's unfortunate. In what way is it broken?
>> If using MIDR is not accepted, can we enable errata based on SMMU resource size?
>> some thing like below.
> No, you need to get your model number added to IORT after all if the IIDR
> can't uniqely identify the part.
[I've pinged the IORT author directly with a copy of the above message]
Can folks please take action urgently if the IORT spec needs updating to
accommodate additional vendor IDs.