[RFC 2/3] arm64: dts: realtek: Add irq mux to RTD1295

From: Andreas FÃrber
Date: Thu Aug 17 2017 - 06:14:05 EST


Update UART nodes with interrupts.

Signed-off-by: Andreas FÃrber <afaerber@xxxxxxx>
---
arch/arm64/boot/dts/realtek/rtd1295.dtsi | 22 ++++++++++++++++++++++
1 file changed, 22 insertions(+)

diff --git a/arch/arm64/boot/dts/realtek/rtd1295.dtsi b/arch/arm64/boot/dts/realtek/rtd1295.dtsi
index 2d2d84b573e3..77063e984db9 100644
--- a/arch/arm64/boot/dts/realtek/rtd1295.dtsi
+++ b/arch/arm64/boot/dts/realtek/rtd1295.dtsi
@@ -112,6 +112,14 @@
#reset-cells = <1>;
};

+ iso_irq_mux: interrupt-controller@98007000 {
+ compatible = "realtek,rtd1295-iso-irq-mux";
+ reg = <0x98007000 0x100>;
+ interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-controller;
+ #interrupt-cells = <1>;
+ };
+
iso_reset: reset-controller@98007088 {
compatible = "realtek,rtd1295-reset";
reg = <0x98007088 0x4>;
@@ -124,16 +132,28 @@
reg-shift = <2>;
reg-io-width = <4>;
clock-frequency = <27000000>;
+ interrupt-parent = <&iso_irq_mux>;
+ interrupts = <2>;
resets = <&iso_reset RTD1295_ISO_RSTN_UR0>;
status = "disabled";
};

+ irq_mux: interrupt-controller@9801b000 {
+ compatible = "realtek,rtd1295-irq-mux";
+ reg = <0x9801b000 0x100>;
+ interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-controller;
+ #interrupt-cells = <1>;
+ };
+
uart1: serial@9801b200 {
compatible = "snps,dw-apb-uart";
reg = <0x9801b200 0x100>;
reg-shift = <2>;
reg-io-width = <4>;
clock-frequency = <432000000>;
+ interrupt-parent = <&irq_mux>;
+ interrupts = <3>, <5>;
resets = <&reset2 RTD1295_RSTN_UR1>;
status = "disabled";
};
@@ -144,6 +164,8 @@
reg-shift = <2>;
reg-io-width = <4>;
clock-frequency = <432000000>;
+ interrupt-parent = <&irq_mux>;
+ interrupts = <8>, <13>;
resets = <&reset2 RTD1295_RSTN_UR2>;
status = "disabled";
};
--
2.12.3