Re: [PATCH v9 4/7] clk: qcom: Add A53 PLL support
From: Rob Herring
Date: Thu Sep 21 2017 - 18:51:32 EST
On Thu, Sep 21, 2017 at 07:49:37PM +0300, Georgi Djakov wrote:
> The CPUs on Qualcomm MSM8916-based platforms are clocked by two PLLs,
> a primary (A53) CPU PLL and a secondary fixed-rate GPLL0. These sources
> are connected to a mux and half-integer divider, which is feeding the
> CPU cores.
> This patch adds support for the primary CPU PLL which generates the
> higher range of frequencies above 1GHz.
> Signed-off-by: Georgi Djakov <georgi.djakov@xxxxxxxxxx>
> .../devicetree/bindings/clock/qcom,a53pll.txt | 22 +++++
Please add acks when posting new versions.
> drivers/clk/qcom/Kconfig | 10 ++
> drivers/clk/qcom/Makefile | 1 +
> drivers/clk/qcom/a53-pll.c | 107 +++++++++++++++++++++
> 4 files changed, 140 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/clock/qcom,a53pll.txt
> create mode 100644 drivers/clk/qcom/a53-pll.c