Re: [PATCH] ARM: debug: enable UART1 for socfpga Cyclone5

From: Dinh Nguyen
Date: Tue Oct 23 2018 - 10:04:06 EST


Hi ClÃment,

On 10/09/2018 06:28 AM, ClÃment PÃron wrote:
> Cyclone5 and Arria10 doesn't have the same memory map for UART1.
>
> Split the SOCFPGA_UART1 into 2 options to allow debugging on UART1 for Cylone5.
>

I'm not sure the need for this patch. Are there any cyclone5 based
boards that has UART1 as the debug uart? I see that all of them are
using UART0.

Dinh