Re: [PATCH 05/12] riscv: implement remote sfence.i using IPIs

From: Paul Walmsley
Date: Thu Oct 31 2019 - 19:57:50 EST

Next message: Rodrigo Carvalho: "[PATCH v3] dt-bindings: iio: accel: add binding documentation for ADIS16240"
Previous message: Paul Walmsley: "Re: [PATCH 04/12] riscv: cleanup the default power off implementation"
In reply to: Christoph Hellwig: "[PATCH 05/12] riscv: implement remote sfence.i using IPIs"
Next in thread: Christoph Hellwig: "[PATCH 06/12] riscv: add support for MMIO access to the timer registers"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On Mon, 28 Oct 2019, Christoph Hellwig wrote:

> The RISC-V ISA only supports flushing the instruction cache for the
> local CPU core. Currently we always offload the remote TLB flushing to
> the SBI, which then issues an IPI under the hoods. But with M-mode
> we do not have an SBI so we have to do it ourselves. IPI to the
> other nodes using the existing kernel helpers instead if we have
> native clint support and thus can IPI directly from the kernel.
>
> Signed-off-by: Christoph Hellwig <hch@xxxxxx>
> Reviewed-by: Anup Patel <anup@xxxxxxxxxxxxxx>

Thanks, queued for v5.5-rc1 with a minor fix to one of the code comments.

- Paul

Next message: Rodrigo Carvalho: "[PATCH v3] dt-bindings: iio: accel: add binding documentation for ADIS16240"
Previous message: Paul Walmsley: "Re: [PATCH 04/12] riscv: cleanup the default power off implementation"
In reply to: Christoph Hellwig: "[PATCH 05/12] riscv: implement remote sfence.i using IPIs"
Next in thread: Christoph Hellwig: "[PATCH 06/12] riscv: add support for MMIO access to the timer registers"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]