Re: [PATCH] mt7530 fix mt7530_fdb_write vid missing ivl bit
From: Vladimir Oltean
Date: Sun Aug 08 2021 - 19:52:08 EST
On Mon, Aug 09, 2021 at 01:00:24AM +0800, DENG Qingfang wrote:
> On Fri, Jul 16, 2021 at 05:22:11PM +0200, ericwouds@xxxxxxxxx wrote:
> > From: Eric Woudstra <37153012+ericwoud@xxxxxxxxxxxxxxxxxxxxxxxx>
> > According to reference guides mt7530 (mt7620) and mt7531:
> > NOTE: When IVL is reset, MAC[47:0] and FID[2:0] will be used to
> > read/write the address table. When IVL is set, MAC[47:0] and CVID[11:0]
> > will be used to read/write the address table.
> > Since the function only fills in CVID and no FID, we need to set the
> > IVL bit. The existing code does not set it.
> > This is a fix for the issue I dropped here earlier:
> > http://lists.infradead.org/pipermail/linux-mediatek/2021-June/025697.html
> > With this patch, it is now possible to delete the 'self' fdb entry
> > manually. However, wifi roaming still has the same issue, the entry
> > does not get deleted automatically. Wifi roaming also needs a fix
> > somewhere else to function correctly in combination with vlan.
> Sorry to bump this up, but I think I identified the issue:
> Consider a VLAN-aware bridge br0, with two ports set to different PVIDs:
> > bridge vlan
> > port vlan-id
> > swp0 1 PVID Egress Untagged
> > swp1 2 PVID Egress Untagged
> When the bridge core sends a packet to swp1, the packet will be sent to
> the CPU port of the switch as untagged because swp1 is set as "Egress
> Untagged". However if the switch uses independent VLAN learning, the CPU
> port PVID will be used to update the FDB.
Sadly the Banana Pi MT7531 reference manual I have does not appear to
cover the DSA tagging header, so I am not actually clear what
MTK_HDR_XMIT_SA_DIS does when not set. Does it default to the CPU port's
value from the PSC register?
If it does, then I expect that your patch 0b69c54c74bc ("net: dsa:
mt7530: enable assisted learning on CPU port") fixes the issue Eric was
seeing, which in turn was caused by your other patch 5e5502e012b8 ("net:
dsa: mt7530: fix roaming from DSA user ports").
> As we don't change its PVID
> (not reasonable to change it anyway), hardware learning may not update
> the correct FDB.
> A possible solution is always send packets as tagged when serving a
> VLAN-aware bridge.
So as usual, VLANs put the "hard" in "hardware learning on the CPU port".
I would say "a possible solution is to not attempt to learn from
CPU-injected frames unless they are sent using the tx_fwd_offload
> mv88e6xxx has been using hardware learning on CPU port since commit
> d82f8ab0d874 ("net: dsa: tag_dsa: offload the bridge forwarding process"),
> does it have the same issue?
...which ensures that bridge data plane packets are always sent to the
CPU port as VLAN-tagged:
/* If the skb will be sent using forwarding offload, the assumption is
* that the switchdev will inject the packet into hardware together
* with the bridge VLAN, so that it can be forwarded according to that
* VLAN. The switchdev should deal with popping the VLAN header in
* hardware on each egress port as appropriate. So only strip the VLAN
* header if forwarding offload is not being used.
if (v->flags & BRIDGE_VLAN_INFO_UNTAGGED &&
Seriously, I expect that a packet injected through the CPU port will,
under normal circumstances, not default not look up the FDB, not update
the FDB, etc etc.
As long as you let the frame analyzer look in depth at the packet you do
need to ensure that it has a valid VLAN ID. Otherwise it is an actual
forwarding correctness issue and not just a "learn in wrong VLAN" issue: