Re: wrong information about cache size in linux/Configure.help

Andrew E. Mileski (aem@aem.ott.hookup.net)
Wed, 4 Sep 1996 00:41:09 -0400 (EDT)


-----BEGIN PGP SIGNED MESSAGE-----

> >Here is a copy of the message I posted to linux-smp recently...
>
> Is there any chance that something like that can be massaged to point to
> known chipsets?
>
> ie, saturn rev x, cacheable mem=x, supported=y?

What do you mean by "known" chipsets? All the Intel chipsets I posted info
about are definitely "known".

- --
Andrew E. Mileski
mailto:aem@ott.hookup.net http://www.redhat.com/~aem/
Linux Plug-and-Play Project Leader http://www.redhat.com/linux-info/pnp/
PGP public keys are available from http://www.redhat.com/~aem/pgp-keys.txt

-----BEGIN PGP SIGNATURE-----
Version: 2.6.3i
Charset: noconv

iQEVAwUBMi0IWEXs3rAOyb/9AQEipQgAqgnxOQnmqeySJqdJxV7iA0t3Pzs2NY2s
yk70F3u3ObbzmCCIXPWBCSIqFA/7lRXPwXP/tlZP2ZZoEXIkNzgrk+d65wuqb4wT
6Nyub8YGRQE3CXm0YIn0mg/Y7K3ILyPMgNoTEaveOh0cSf4XyBEkdd/HFTqau6rz
LvMmPomJ7my4g95anOe1GVLAae7AW0NsfksgFkXNFM771ZwildncIyeSTQHoLcEV
nyRvH3TDhjhteIRJhwe8u5qYsAC32m/oGoMYJHX6BxyNWkp1Cm0UMZKwmGuHSxl1
GJ3qVPC2SQgSFpfy30sAeXcqmy9gvNycYkRzrVQ/OoMSAY4WC/GBjw==
=9lto
-----END PGP SIGNATURE-----