Re: [PATCH] K6 write allocate - shining new version

Vojtech Pavlik (vojtech@twilight.ucw.cz)
Thu, 21 Jan 1999 12:08:51 +0100


On Wed, Jan 20, 1999 at 02:32:22AM +0300, Alexey Vyskubov wrote:

> > It'd be quite nice if you could include support for the new K6-2's with
> > the CTX (K6-3) core. Many BIOSes can handle the normal K6-2's but fail to
> > enable *any write caching* on the new series, since the register layouts have
> > changed slightly.

> Please send me your /proc/cpuinfo. I ain't a happy K6-2[3] owner :(

A cpuinfo from the K6-2/266 [.25u] (at 375 MHz) with K6-3 core:

processor : 0
vendor_id : AuthenticAMD
cpu family : 5
model : 8
model name : K6-2 (PR233 - PR333)
stepping : 12
cpu MHz : 374.843956
fdiv_bug : no
hlt_bug : no
sep_bug : no
f00f_bug : no
fpu : yes
fpu_exception : yes
cpuid level : 1
wp : yes
flags : fpu vme de pse tsc msr mce cx8 pge mmx
bogomips : 747.11

A cpuinfo from old K6/200 [.35u] (at 2x100 MHz) 32M-bug-less revision:

processor : 0
vendor_id : AuthenticAMD
cpu family : 5
model : 6
model name : K6 (PR166 - PR266)
stepping : 2
cpu MHz : 200.459398
fdiv_bug : no
hlt_bug : no
sep_bug : no
f00f_bug : no
fpu : yes
fpu_exception : yes
cpuid level : 1
wp : yes
flags : fpu vme de pse tsc msr mce cx8 mmx
bogomips : 399.77

Hope this helps,
Vojtech

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/