[PATCH 1/2] dt-bindings: misc: introduce pci1179,0220.yaml
From: Alex Elder
Date: Thu Aug 13 2026 - 18:30:38 EST
Define the binding for the Toshiba TC9564 PCI endpoint function device.
The third downstream PCIe switch port within this chip has an embedded
PCIe controller, and that implements two of these PCIe functions.
Signed-off-by: Daniel Thompson <daniel@xxxxxxxxxxxx>
Signed-off-by: Alex Elder <elder@xxxxxxxxxxxx>
---
.../bindings/misc/pci1179,0220.yaml | 150 ++++++++++++++++++
MAINTAINERS | 6 +
2 files changed, 156 insertions(+)
create mode 100644 Documentation/devicetree/bindings/misc/pci1179,0220.yaml
diff --git a/Documentation/devicetree/bindings/misc/pci1179,0220.yaml b/Documentation/devicetree/bindings/misc/pci1179,0220.yaml
new file mode 100644
index 0000000000000..30a76f377eec8
--- /dev/null
+++ b/Documentation/devicetree/bindings/misc/pci1179,0220.yaml
@@ -0,0 +1,150 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/misc/pci1179,0220.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Toshiba TC9564 internal PCI endpoint function
+
+maintainers:
+ - Alex Elder <elder@xxxxxxxxxx>
+ - Daniel Thompson <danielt@xxxxxxxxxx>
+
+description: >
+ The Toshiba TC9564 is specialized SoC that implements a PCIe switch
+ as well as an Ethernet AVB/TSN bridge. In addition to these, the SoC
+ implements other functions, including a reset and clock controller,
+ an address translation unit, and a few other devices.
+
+ The PCI switch has three downstream ports. The first two are exposed
+ externally, while the third is used by an internal PCIe endpoint. The
+ internal endpoint implements two PCIe functions, and attached to each
+ of these is a 10 Gbps capable Synopsys Ethernet controller and an
+ interrupt controller that converts internal "wired" interrupts into
+ MSIs delivered to the host.
+
+ PCIe BARs provide access to registers that manage almost all IP blocks.
+ The SoC is modeled using a PCI endpoint bus. The IP blocks are bound
+ to platform drivers that access the hardware using MMIO through the
+ PCI BARs.
+
+ ------------------------------------
+ | Host |
+ -----........---------------...-----
+ | | | |
+ | PCIe | |I2C|
+ | | | |
+ ----------+........+-------------+...+---------------------------
+ | |upstream| | | ---------------- |
+ | Toshiba | Port 0 | | +-----+ PCIe pwrctrl | |
+ | TC9564 ----++---- | I2C | ---------------- |
+ | SoC || |controller| ---------------- |
+ | || | +-----+ GPIO | |
+ | || | | | controller | |
+ | ------++------ ------------ ---------------- |
+ | | US | |
+ | | | ------------------------------------- |
+ | | DS3+====+ downstream port 3 | |
+ | | | |-----------------------------------| |
+ | | PCIe | | embedded PCIe endpoint | |
+ | | | |~~~~~~~~~~~~~~~~~+~~~~~~~~~~~~~~~~~| |
+ | | Switch | | PCIe function 0 | PCIe function 1 | |
+ | | | |-----------------+-----------------| |
+ | | | | BAR | | BAR | | BAR | |
+ | | | | 0 | | 4 | | 4 | |
+ | | DS1 DS2 | ----.---- ----.---- ----.---- |
+ | --++------++-- : ...: :... |
+ | || || : : : ------- : | |
+ | || || -------.--- -.- :...|clock| : -.- |
+ | || || |translate| |M| : ------- : |M| |
+ | || || ----------- |S| : : |S| |
+ | || || |I| : ------- : |I| |
+ | || || |G| :...|reset| : |G| |
+ | || || |E| : ------- : |E| |
+ | --------++-- --++-------- |N| : : |N| |
+ | |downstream| |downstream| ------.---- ------.---- |
+ | | port 1 | | port 2 | | XGMAC 0 | | XGMAC 1 | |
+ --+..........+--+..........+-------+.......+---------+.....+-----
+ | | | |
+ |USXGMII| |SGMII|
+ | | | |
+ ---+.....+--- --+.....+--
+ | Ethernet | | Ethernet|
+ | PHY | | PHY |
+ ------------- -----------
+
+allOf:
+ - $ref: /schemas/pci/pci-ep-bus.yaml
+
+properties:
+ compatible:
+ const: pci1179,0220 # Toshiba TC96564 (a.k.a. Qualcomm QPS615)
+
+ reg:
+ maxItems: 1
+ description: PCI Bus/Device/Function config space address
+
+unevaluatedProperties: false
+
+required:
+ - compatible
+ - reg
+ - '#address-cells'
+ - '#size-cells'
+ - ranges
+
+examples:
+ - |
+ pcie@0 {
+ reg = <0x0 0x0>;
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ ranges = <0x83000000 0x0 0x0 0x0 0x0 0x1fd00000>;
+
+ pci@0,0 {
+ compatible = "pci1179,0220";
+ reg = <0x0 0x0 0x0 0x0 0x0>;
+ #address-cells = <3>;
+ #size-cells = <2>;
+ /* Ranges will be updated dynamically */
+ ranges = <0x0 0x0 0x0 0x83000000 0x0 0x0 0x0 0x4000>,
+ <0x2 0x0 0x0 0x83000000 0x0 0x0 0x0 0x80000>,
+ <0x4 0x0 0x0 0x83000000 0x0 0x0 0x0 0x200000>;
+
+ pci-ep-bus@0 {
+ compatible = "simple-bus";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ /* Map 0x0-0x3fff to BAR 0 */
+ ranges = <0x0 0x0 0x0 0x0 0x4000>;
+ };
+
+ pci-ep-bus@4 {
+ compatible = "simple-bus";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ /* Map 0x0-0x1fffff to BAR 4 */
+ ranges = <0x0 0x4 0x0 0x0 0x200000>;
+ };
+ };
+
+ pci@0,1 {
+ compatible = "pci1179,0220";
+ reg = <0x100 0x0 0x0 0x0 0x0>;
+ #address-cells = <3>;
+ #size-cells = <2>;
+ /* Ranges will be updated dynamically */
+ ranges = <0x0 0x0 0x0 0x83000100 0x0 0x0 0x0 0x4000>,
+ <0x2 0x0 0x0 0x83000100 0x0 0x0 0x0 0x80000>,
+ <0x4 0x0 0x0 0x83000100 0x0 0x0 0x0 0x200000>;
+
+ pci-ep-bus@4 {
+ compatible = "simple-bus";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ /* Map 0x0-0x1fffff to BAR 4 */
+ ranges = <0x0 0x4 0x0 0x0 0x200000>;
+ };
+ };
+ };
diff --git a/MAINTAINERS b/MAINTAINERS
index 15c7dc516f7cf..7b7966ad3dea5 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -27615,6 +27615,12 @@ F: Documentation/devicetree/bindings/media/i2c/toshiba,tc358743.txt
F: drivers/media/i2c/tc358743*
F: include/media/i2c/tc358743.h
+TOSHIBA TC9564 PCI DRIVER
+M: Alex Elder <elder@xxxxxxxxxx>
+M: Daniel Thompson <danielt@xxxxxxxxxx>
+S: Maintained
+F: Documentation/devicetree/bindings/misc/pci1179,0220.yaml
+
TOSHIBA WMI HOTKEYS DRIVER
M: Azael Avalos <coproscefalo@xxxxxxxxx>
L: platform-driver-x86@xxxxxxxxxxxxxxx
--
2.53.0