Re: [PATCH wireless-next v2 3/8] bcma: pcie2: request HT on BCM4352/BCM4360
From: vit9696
Date: Wed Oct 28 2026 - 07:43:15 EST
This should apply for all revisions below 4, not just 3 as per open-source Broadcom driver[1].
Best,
Vitaly
[1] https://github.com/RMerl/asuswrt-merlin.ng/blob/ca72a61f8bc5ef920e29d63d53d9864262208f0c/release/src-rt-5.02axhnd.675x/bcmdrivers/broadcom/net/wl/impl69/main/src/shared/hndpmu.c#L2059-L2067
> On 27 Oct 2026, at 02:53, Alessio Ferri <alessio.ferri@xxxxxxxxxxx> wrote:
>
> Set HAVEHTREQ in the PCIe2 core's clock control on chip rev 3, as
> Broadcom's driver does.
>
> Signed-off-by: Alessio Ferri <alessio.ferri@xxxxxxxxxxx>
> ---
> drivers/bcma/driver_pcie2.c | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/drivers/bcma/driver_pcie2.c b/drivers/bcma/driver_pcie2.c
> index cf889fc62..fd8fab982 100644
> --- a/drivers/bcma/driver_pcie2.c
> +++ b/drivers/bcma/driver_pcie2.c
> @@ -170,6 +170,9 @@ void bcma_core_pcie2_init(struct bcma_drv_pcie2 *pcie2)
> case BCMA_CHIP_ID_BCM4360:
> case BCMA_CHIP_ID_BCM4352:
> pcie2->reqsize = 1024;
> + if (ci->rev == 3)
> + pcie2_set32(pcie2, BCMA_CLKCTLST,
> + BCMA_CLKCTLST_HAVEHTREQ);
> break;
> default:
> pcie2->reqsize = 128;
>
> --
> 2.34.1
>
Attachment:
signature.asc
Description: OpenPGP digital signature