Instruction Cache Alias and the 405 and cache flushing

• Next message: Stephen C. Tweedie: "Re: DCACHE Pinning Problems with rm -r on 2.2.15/2.3.99Pre3 withNWFS2.2.2"
• Previous message: Jamie Lokier: "Re: DCACHE Pinning Problems with rm -r on 2.2.15/2.3.99Pre3 withNWFS2.2.2"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

In my last append to this forum, I ask if Linux would map differnet
virtual address to the same real address. The 405gp,
with a 16k instruction cache and a way size of 8k, This means that
there same real address could be in two places in the instruction
cache.

How would the functions, flush_cache_all(), flush_cache_mm(mm),
flush_cache_range(mm, a, b), and flush_cache_page(vma, p) ,
which are referenced in pgtable.h be used to flush the instruction cache
an
prevent unwanted alias from being executed. In general, for what are
these functions
used?

Thanks

Chip Blach
IBM MicroElectronics.
RTP, NC

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/

• Next message: Stephen C. Tweedie: "Re: DCACHE Pinning Problems with rm -r on 2.2.15/2.3.99Pre3 withNWFS2.2.2"
• Previous message: Jamie Lokier: "Re: DCACHE Pinning Problems with rm -r on 2.2.15/2.3.99Pre3 withNWFS2.2.2"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b29 : Fri Apr 07 2000 - 21:00:11 EST