about PENTIUM4 cache line

From: michaelc (michaelc@turbolinux.com.cn)
Date: Fri Mar 09 2001 - 04:03:38 EST

Next message: Albert D. Cahalan: "Re: Process vs. Threads"
Previous message: Helge Hafting: "Re: quicksort for linked list"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Hi,
I read the Intel IA-32 developer's manual recently, and I found
the cache lines for L1 and L2 caches in Pentium4 are 64 bytes
wide, but the thing make me confused is that the default value
CONFIG_X86_L1_CACHE_SHIFT option in 2.4.x kernel is 7, why it's
not 6? Any expanation about this would be appreciated!

-- Best regards, Michael Chen mailto:michaelc@turbolinux.com.cn

- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/

Next message: Albert D. Cahalan: "Re: Process vs. Threads"
Previous message: Helge Hafting: "Re: quicksort for linked list"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b29 : Thu Mar 15 2001 - 21:00:09 EST