On 04 Aug 2002 16:27:16 +0200
Luca Barbieri <ldb@ldb.ods.org> wrote:
[...]
> if [ "$CONFIG_MK7" = "y" ]; then
> define_int CONFIG_X86_L1_CACHE_SHIFT 6
> @@ -115,6 +144,26 @@
> define_bool CONFIG_X86_GOOD_APIC y
> define_bool CONFIG_X86_USE_3DNOW y
> define_bool CONFIG_X86_USE_PPRO_CHECKSUM y
> + define_bool CONFIG_X86_686 y
> + define_bool CONFIG_X86_MMX y
> + define_bool CONFIG_X86_MMXEXT y
> + define_bool CONFIG_X86_3DNOW y
> + define_bool CONFIG_X86_3DNOWEXT y
> + define_bool CONFIG_X86_USE_SSE_PREFETCH y
> +fi
Hi,
is there really support for SSE prefetch in athlons _without_ SSE?!
I don't know but this seems wrong...
Bye
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
This archive was generated by hypermail 2b29 : Wed Aug 07 2002 - 22:00:24 EST