Re: 2.4.19 See's incorrect cache size on P4 Xeons!?

From: Alan Cox (alan@lxorguk.ukuu.org.uk)
Date: Tue Aug 06 2002 - 18:04:56 EST

Next message: Greg KH: "Re: [PATCH 2.4] : ir240_usb_disconnect-2.diff"
Previous message: kwijibo@zianet.com: "Tigon3 and jumbo frames"
In reply to: Austin Gonyou: "2.4.19 See's incorrect cache size on P4 Xeons!?"
Next in thread: J.A. Magallon: "Re: 2.4.19 See's incorrect cache size on P4 Xeons!?"
Reply: J.A. Magallon: "Re: 2.4.19 See's incorrect cache size on P4 Xeons!?"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

> On boot each processor is says it has 1MB L3, is 2.4.19 unable to read
> that or something?

At the moment we report the L1/L2 - we don't actually go decoding L3
caches. They are quite new. We should do however.

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

Next message: Greg KH: "Re: [PATCH 2.4] : ir240_usb_disconnect-2.diff"
Previous message: kwijibo@zianet.com: "Tigon3 and jumbo frames"
In reply to: Austin Gonyou: "2.4.19 See's incorrect cache size on P4 Xeons!?"
Next in thread: J.A. Magallon: "Re: 2.4.19 See's incorrect cache size on P4 Xeons!?"
Reply: J.A. Magallon: "Re: 2.4.19 See's incorrect cache size on P4 Xeons!?"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b29 : Wed Aug 07 2002 - 22:00:33 EST