Roger Luethi wrote:
>>On Sat, 15 Feb 2003, Roger Luethi wrote:
>>
>>>Thanks for raising that issue. It is my understanding that PIO ops are
>>>synchronous (on IA-32). If that is correct, problems should only occur if
>>>the driver is built with MMIO support, no?
>>
>>No, even PIO ops are asynchronous. They are _more_ synchronous than the
>>MMIO ones (I think the CPU waits until they hit the bus, and most bridges
>
>
> Hmmm... A recent thread on PCI write posting seemed to confirm my view [1].
> What am I missing here?
Basically, in a wait_for_reset, performance doesn't matter, so just
flush with a read, and it will work in all cases :)
A PIO write may be posted through multiple levels of PCI bridges,
perhaps... in any case, even if PIO is completely synchronous in test
cases, an additional read will not hurt here.
Jeff
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
This archive was generated by hypermail 2b29 : Sun Feb 23 2003 - 22:00:19 EST