problem with cache flush routine for G5?
From: Chris Friesen
Date: Thu Mar 04 2004 - 16:07:37 EST
We're running into issues with the "flush_data_cache" routine on the G5.
For the G5, the L1 dcache is 32K and the L2 cache is 512K. At 128
bytes/cacheline, that's 256 and 4096 cachelines, respectively.
In the existing tree, NUM_CACHE_LINES is set to 128*8, or 1024. Is this
an oversight or am I missing something?
Also, I'm curious why the dcbf instruction is not used for this.
Chris
--
Chris Friesen | MailStop: 043/33/F10
Nortel Networks | work: (613) 765-0557
3500 Carling Avenue | fax: (613) 765-2986
Nepean, ON K2H 8E9 Canada | email: cfriesen@xxxxxxxxxxxxxxxxxx
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/