Re: [RFC patch 0/4] TSC calibration improvements

From: H. Peter Anvin
Date: Thu Sep 04 2008 - 14:35:57 EST


Linus Torvalds wrote:

Of course, the 2048 PIT ticks is just a random choice. It could be any multiple of 256 ticks, so that error can be made smaller. Maybe it's worth spending 10ms on this, and get it down by a factor of five (at which point the error on the PIT frequency is probably in the same order of magnitude).


FWIW, typical error on the 14.31818 MHz clock (used as the PIT, PMTMR and HPET timebase in most systems) is usually Â50 ppm. High-quality motherboards which use a TCXO for the 14.31818 MHz clock would have
around Â1 ppm.

-hpa
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/