Double-switching SMP alternatives

From: Jan Engelhardt
Date: Sat Jun 20 2009 - 16:06:24 EST


in dmesg of a 2.6.25, I am finding:

Checking 'hlt' instruction... OK.
SMP alternatives: switching to UP code
SMP alternatives: switching to SMP code
Booting processor 1/1 ip 4000
Initializing CPU#1
Calibrating delay using timer specific routine.. 5581.16 BogoMIPS
CPU: Trace cache: 12K uops, L1 D cache: 8K
CPU: L2 cache: 512K
CPU: Physical Processor ID: 0
Intel machine check architecture supported.
Intel machine check reporting enabled on CPU#1.
CPU1: Intel P4/Xeon Extended MCE MSRs (12) available
CPU1: Thermal monitoring enabled
CPU1: Intel(R) Xeon(TM) CPU 2.80GHz stepping 07
Booting processor 2/6 ip 4000
Initializing CPU#2

Would not it make sense to skip the first switch to UP?

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at
Please read the FAQ at