Re: [patch 03/36] Hexagon: Add bitops support

[Måns Rullgård]

Pavel Machek <pavel@xxxxxx> writes:

> Hi!
>
>> +	__asm__ __volatile__ (
>> +	"	{R10 = %1; R11 = asr(%2,#5); }\n"
>> +	"	{R10 += asl(R11,#2); R11 = and(%2,#0x1f)}\n"
>> +	"1:	R12 = memw_locked(R10);\n"
>> +	"	{ P0 = tstbit(R12,R11); R12 = clrbit(R12,R11); }\n"
>> +	"	memw_locked(R10,P1) = R12;\n"
>> +	"	{if !P1 jump 1b; %0 = mux(P0,#1,#0);}\n"
>
> Nice assembly syntax, btw. I can only wish architectures such as arm
> used something as readable...

The Blackfin syntax looks similar.  Now you may call me old-fashioned if
you want, but I personally find traditional assembler syntax much easier
to work with.

-- 
Måns Rullgård
mans@xxxxxxxxx

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/