Re: [PATCH] ASoC: fsl_sai: Fix Bit Clock Polarity configurations

[Mark Brown]

On Fri, Apr 04, 2014 at 03:09:47PM +0800, Nicolin Chen wrote:
> The BCP bit in TCR4/RCR4 register rules as followings:
>   0 Bit clock is active high with drive outputs on rising edge
>     and sample inputs on falling edge.
>   1 Bit clock is active low with drive outputs on falling edge
>     and sample inputs on rising edge.

Applied, thanks.

Attachment: signature.asc
Description: Digital signature