Re: [PATCH v2 2/2] spi: sirf: decrease the interrupt count and latency of PIO mode

From: Mark Brown
Date: Mon May 05 2014 - 20:58:05 EST

Next message: Mark Brown: "Re: [PATCH] spi: Force the registration of the spidev devices"
Previous message: Bandan Das: "[RFC PATCH 3/3] KVM: x86: cache userspace address for faster fetches"
In reply to: Qipan Li: "[PATCH v2 2/2] spi: sirf: decrease the interrupt count and latency of PIO mode"
Next in thread: Barry Song: "Re: [PATCH v2 2/2] spi: sirf: decrease the interrupt count and latency of PIO mode"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On Sun, May 04, 2014 at 02:32:36PM +0800, Qipan Li wrote:
> From: Qipan Li <Qipan.Li@xxxxxxx>
>
> current PIO tranfer method be described as follows:

I'm missing patch 1 here.

Attachment: signature.asc
Description: Digital signature

Next message: Mark Brown: "Re: [PATCH] spi: Force the registration of the spidev devices"
Previous message: Bandan Das: "[RFC PATCH 3/3] KVM: x86: cache userspace address for faster fetches"
In reply to: Qipan Li: "[PATCH v2 2/2] spi: sirf: decrease the interrupt count and latency of PIO mode"
Next in thread: Barry Song: "Re: [PATCH v2 2/2] spi: sirf: decrease the interrupt count and latency of PIO mode"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]