Re: [PATCH v2 1/2] perf/x86: simplify PEBS constraints

From: Andi Kleen
Date: Fri Jun 27 2014 - 11:37:52 EST

Next message: Steven Rostedt: "Re: [RFC][PATCH 2/5 v2] tracing: Create seq_buf layer in trace_seq"
Previous message: Thor Thayer: "Re: [PATCHv7 2/3] devicetree: Addition of the Altera SDRAM EDAC."
In reply to: Stephane Eranian: "[PATCH v2 1/2] perf/x86: simplify PEBS constraints"
Next in thread: Stephane Eranian: "[PATCH v2 2/2] perf/x86: load latency event supports all PEBS counters"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On Fri, Jun 27, 2014 at 03:48:02PM +0200, Stephane Eranian wrote:
> This patches simplifies the management of PEBS constraints
> for Intel processors.

I implemented this slightly differently, also fixing some
more issues on the way and checking the flags properly.
Not yet fully tested.

---

Next message: Steven Rostedt: "Re: [RFC][PATCH 2/5 v2] tracing: Create seq_buf layer in trace_seq"
Previous message: Thor Thayer: "Re: [PATCHv7 2/3] devicetree: Addition of the Altera SDRAM EDAC."
In reply to: Stephane Eranian: "[PATCH v2 1/2] perf/x86: simplify PEBS constraints"
Next in thread: Stephane Eranian: "[PATCH v2 2/2] perf/x86: load latency event supports all PEBS counters"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]