[PATCH 0/2] mmc: sdhci: Preset Value disabling and DDR50 mode enabling for BayTrail eMMC

From: Maurice Petallo
Date: Tue Jul 08 2014 - 07:18:34 EST

This patch series includes:
(1) Declare SDHCI_QUIRK2_PRESET_VALUE_BROKEN for PCI mode and ACPI mode
Baytrail eMMC controller as it doesn't support Preset Value feature.
(2) Enable DDR50 1.8V mode support for PCI and ACPI mode BayTrail eMMC controller

Maurice Petallo (2):
mmc: sdhci: Preset value not supported in Baytrail eMMC
mmc: sdhci: add DDR50 1.8V mode support for BayTrail eMMC Controller

drivers/mmc/host/sdhci-acpi.c | 4 +++-
drivers/mmc/host/sdhci-pci.c | 3 ++-
2 files changed, 5 insertions(+), 2 deletions(-)


To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/