Re: [PATCH v2 1/4] dwc3: exynos: Add support for SCLK present on Exynos7
From: Tomasz Figa
Date: Mon Oct 13 2014 - 18:51:31 EST
On 13.10.2014 06:54, Anton Tikhomirov wrote:
> Hi Vivek,
>> Exynos7 also has a separate special gate clock going to the IP
>> apart from the usual AHB clock. So add support for the same.
> As we discussed before, Exynos7 SoCs have 7 clocks to be controlled
> by the driver. Adding only sclk is not enough.
I'm quite interested in this discussion. Has it happened on mailing lists?
In general, previous SoCs also gave the possibility of controlling all
the bus clocks separately, in addition to bulk gates, but there was no
real advantage in using those, while burdening the clock tree with
numerous clocks. Isn't Exynos7 similar in this aspect?
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/