Re: [PATCH] GICv3: Add ITS entry to THUNDER dts

[Catalin Marinas]

On Thu, Jul 02, 2015 at 08:26:02PM +0000, Chalamarla, Tirumalesh wrote:
> > On Jun 26, 2015, at 12:12 PM, Tirumalesh Chalamarla <tchalamarla@xxxxxxxxxxxxxxxxxx> wrote:
> > 
> > From: Tirumalesh Chalamarla <tchalamarla@xxxxxxxxxx>
> > 
> > The PCIe host controller uses MSIs provided by GICv3 ITS. Enable it on
> > Thunder SoCs by adding an entry to DT.
> > 
> > Signed-off-by: Tirumalesh Chalamarla <tchalamarla@xxxxxxxxxx>
> > Acked-by: Marc Zyngier <marc.zyngier@xxxxxxx>
> > ---
> > arch/arm64/boot/dts/cavium/thunder-88xx.dtsi | 9 +++++++++
> > 1 file changed, 9 insertions(+)
> > 
> > diff --git a/arch/arm64/boot/dts/cavium/thunder-88xx.dtsi b/arch/arm64/boot/dts/cavium/thunder-88xx.dtsi
> > index d8c0bdc..9cb7cf9 100644
> > --- a/arch/arm64/boot/dts/cavium/thunder-88xx.dtsi
> > +++ b/arch/arm64/boot/dts/cavium/thunder-88xx.dtsi
> > @@ -376,10 +376,19 @@
> > 		gic0: interrupt-controller@8010,00000000 {
> > 			compatible = "arm,gic-v3";
> > 			#interrupt-cells = <3>;
> > +			#address-cells = <2>;
> > +			#size-cells = <2>;
> > +			ranges;
> > 			interrupt-controller;
> > 			reg = <0x8010 0x00000000 0x0 0x010000>, /* GICD */
> > 			      <0x8010 0x80000000 0x0 0x600000>; /* GICR */
> > 			interrupts = <1 9 0xf04>;
> > +
> > +			its: gic-its@8010,00020000 {
> > +				compatible = "arm,gic-v3-its";
> > +				msi-controller;
> > +				reg = <0x8010 0x20000 0x0 0x200000>;
> > +			};
> > 		};
> > 
> > 		uaa0: serial@87e0,24000000 {
> 
> is it possible to pull this for 4.2?

The dts files go in via the arm-soc tree (cc'ing arm@xxxxxxxxxx).

-- 
Catalin
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/