Re: [tip:x86/platform] x86/platform/intel/pmc_atom: Add Cherrytrail PMC interface

[Peter Zijlstra]

On Mon, Jul 06, 2015 at 09:35:33AM -0700, tip-bot for Kumar P Mahesh wrote:
> Commit-ID:  daf61e1b7fc31d553fe3bf2dead95d9404ad0f57
> Gitweb:     http://git.kernel.org/tip/daf61e1b7fc31d553fe3bf2dead95d9404ad0f57
> Author:     Kumar P Mahesh <mahesh.kumar.p@xxxxxxxxx>
> AuthorDate: Mon, 6 Jul 2015 17:29:03 +0300
> Committer:  Ingo Molnar <mingo@xxxxxxxxxx>
> CommitDate: Mon, 6 Jul 2015 17:50:59 +0200
> 
> x86/platform/intel/pmc_atom: Add Cherrytrail PMC interface
> 
> The patch adds CHT PMC interface. This exposes all the South IP
> device power states and S0ix states for CHT. The bit map of
> FUNC_DIS and D3_STS_0 registers for SoCs are consistent. The
> D3_STS_1 and FUNC_DIS_2 registers, however, are not aligned.
> This is fixed by splitting a common mapping on per register basis.

TLA collision.. I thought this was about performance monitor counters :/
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/