[PATCH] arm64: dts: Added syscon-reboot node for FSL's LS2080A SoC

From: J. German Rivera
Date: Fri Nov 06 2015 - 17:04:56 EST


Added sys-reboot node to the FSL's LS2080A SoC DT to leverage
the ARM-generic reboot mechanism for this SoC. This mechanism
is enabled through CONFIG_POWER_RESET_SYSCON.

CHANGE HISTORY:

Changes in v3:
- Addressed comment from Stuart Yoder
* Fixed commit message to refer to LS2080A instead of LS2085A.

Changes in v2:
- Addressed comment form Stuart Yoder:
* Removed "@<address>" from reboot node

Changes in v3:
- Addressed comment form Stuart Yoder:
* Expose only the reset register

Changes in v4:
- Addressed comment from Arnd Bergmann:
* Changed compatible string to be more specific
* Changed node name to 'syscon' instead of 'rstcr'
* Changed address to lower case hex
- Addressed comment form Stuart Yoder:
* Rebase on top of branch arm-soc/for-next

Signed-off-by: J. German Rivera <German.Rivera@xxxxxxxxxxxxx>
---
arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi | 12 ++++++++++++
1 file changed, 12 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi
index e81cd48..a790a90 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi
@@ -153,6 +153,18 @@
};
};

+ rstcr: syscon@1e60000 {
+ compatible = "fsl,ls2085a-rstcr", "syscon";
+ reg = <0x0 0x1e60000 0x0 0x4>;
+ };
+
+ reboot {
+ compatible ="syscon-reboot";
+ regmap = <&rstcr>;
+ offset = <0x0>;
+ mask = <0x2>;
+ };
+
timer {
compatible = "arm,armv8-timer";
interrupts = <1 13 0x8>, /* Physical Secure PPI, active-low */
--
2.3.3

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/