[PATCH RFC 4/5] ARM: dts: sun8i-h3: Add Ethernet controller device node to sun8i-h3.dtsi
From: Chen-Yu Tsai
Date: Mon Apr 04 2016 - 12:23:43 EST
From: LABBE Corentin <clabbe.montjoie@xxxxxxxxx>
The Allwinner H3 SoC has a gigabit Ethernet controller.
Signed-off-by: LABBE Corentin <clabbe.montjoie@xxxxxxxxx>
[wens@xxxxxxxx: drop pinmux; update clocks/resets]
Signed-off-by: Chen-Yu Tsai <wens@xxxxxxxx>
---
This is not a stable binding. Do not merge.
---
arch/arm/boot/dts/sun8i-h3.dtsi | 12 ++++++++++++
1 file changed, 12 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-h3.dtsi b/arch/arm/boot/dts/sun8i-h3.dtsi
index 9a28aeba9bc6..7749af6354bb 100644
--- a/arch/arm/boot/dts/sun8i-h3.dtsi
+++ b/arch/arm/boot/dts/sun8i-h3.dtsi
@@ -635,6 +635,18 @@
status = "disabled";
};
+ emac: ethernet@1c30000 {
+ compatible = "allwinner,sun8i-h3-emac";
+ reg = <0x01c30000 0x1000>;
+ interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
+ resets = <&ahb_rst 17>;
+ reset-names = "ahb";
+ clocks = <&bus_gates 17>, <&ephy>;
+ clock-names = "ahb", "tx";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ };
+
gic: interrupt-controller@01c81000 {
compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
reg = <0x01c81000 0x1000>,
--
2.7.0