Re: [PATCH 2/3] mmc: sunxi: Fix DDR MMC timings for A80
From: Hans de Goede
Date: Mon May 30 2016 - 14:05:38 EST
Hi,
On 30-05-16 14:59, Chen-Yu Tsai wrote:
On Mon, May 30, 2016 at 7:34 PM, Hans de Goede <hdegoede@xxxxxxxxxx> wrote:
Hi,
On 29-05-16 09:04, Chen-Yu Tsai wrote:
The MMC clock timings were incorrectly calculated, when the conversion
from delay value to delay phase was done.
The 50M DDR and 50M DDR 8bit timings are off, and make eMMC DDR
unusable. Unfortunately it seems different controllers on the same SoC
have different timings. The new settings are taken from mmc2, which is
commonly used with eMMC.
Hmm, I'm not really all that familiar with mmc, but can't an external
sdcard connected to mmc0 use DDR too ? Assuming the answer is yes, then
we really need to update the driver to use the right per controller
timings.
I would very much like that to happen. However, SD card UHS-1 DDR modes
require 1.8V signaling, which is unavailable on _all_ sunxi boards.
This seems like a limit of most of the SoCs not having a separate IO
voltage rail for mmc pins.
Until then, I wouldn't worry that much.
The settings for the slower timing modes seem to work despite being
wrong, so leave them be.
If you're sure the timings are wrong, please fix them. Sometimes wrong
timings do seem to work, but lead to unreliable communication, or turn
out to work on some boards and not on others due to routing differences.
Unfortunately I did try putting in the correct numbers for them, and my
eMMC then failed to probe. It seems the core switches up from 400kHz to
50MHz then to 50MHz DDR, and it fails somewhere in there, maybe at 50MHz.
I'm not sure if we need to add DT bindings to specify different delays
for different controllers, though. Seems like we'll never actually use
it.
Hope this answers your questions.
Yes that answers my questions, and with my questions answered, this series is:
Acked-by: Hans de Goede <hdegoede@xxxxxxxxxx>
Regards,
Hans