[PATCH v2 2/3] remoteproc: qcom: Hexagon version independent resource handling

From: Avaneesh Kumar Dwivedi
Date: Fri Nov 04 2016 - 10:01:50 EST

Handling of clock and regulator resources as well as reset register
programing differe depending upon version of hexagon chip version as
number of resource to program differ and parameters to program also
differ, hence it is needed to make these functions version independent.

Signed-off-by: Avaneesh Kumar Dwivedi <akdwived@xxxxxxxxxxxxxx>
---
drivers/remoteproc/qcom_q6v5_pil.c | 475 +++++++++++++++++++++++++++----------
1 file changed, 348 insertions(+), 127 deletions(-)

diff --git a/drivers/remoteproc/qcom_q6v5_pil.c b/drivers/remoteproc/qcom_q6v5_pil.c
index 3d26199..9db1d4b 100644
--- a/drivers/remoteproc/qcom_q6v5_pil.c
+++ b/drivers/remoteproc/qcom_q6v5_pil.c
@@ -30,6 +30,7 @@
#include <linux/reset.h>
#include <linux/soc/qcom/smem.h>
#include <linux/soc/qcom/smem_state.h>
+#include <linux/mutex.h>
#include <linux/of_device.h>

#include "remoteproc_internal.h"
@@ -93,6 +94,8 @@
#define QDSS_BHS_ON BIT(21)
#define QDSS_LDO_BYP BIT(22)

+#define QDSP6v56_CLAMP_WL BIT(21)
+#define QDSP6v56_CLAMP_QMC_MEM BIT(22)
struct q6_rproc_res {
char **proxy_clks;
int proxy_clk_cnt;
@@ -129,11 +132,11 @@ struct q6v5 {
struct qcom_smem_state *state;
unsigned stop_bit;

- struct regulator_bulk_data supply[4];
struct q6_rproc_res *q6_rproc_res;
- struct clk *ahb_clk;
- struct clk *axi_clk;
- struct clk *rom_clk;
+ struct clk **active_clks;
+ struct clk **proxy_clks;
+ struct regulator **proxy_regs;
+ struct regulator **active_regs;

struct completion start_done;
struct completion stop_done;
@@ -147,73 +150,249 @@ struct q6v5 {
phys_addr_t mpss_reloc;
void *mpss_region;
size_t mpss_size;
+ struct mutex q6_lock;
+ bool proxy_unvote_reg;
+ bool proxy_unvote_clk;
};

-enum {
- Q6V5_SUPPLY_CX,
- Q6V5_SUPPLY_MX,
- Q6V5_SUPPLY_MSS,
- Q6V5_SUPPLY_PLL,
-};
+static int q6_regulator_init(struct q6v5 *qproc)
+{
+ struct regulator **reg_arr;
+ int i;
+
+ if (qproc->q6_rproc_res->proxy_reg_cnt) {
+ reg_arr = devm_kzalloc(qproc->dev,
+ sizeof(reg_arr) * qproc->q6_rproc_res->proxy_reg_cnt,
+ GFP_KERNEL);
+
+ for (i = 0; i < qproc->q6_rproc_res->proxy_reg_cnt; i++) {
+ reg_arr[i] = devm_regulator_get(qproc->dev,
+ qproc->q6_rproc_res->proxy_regs[i]);
+ if (IS_ERR(reg_arr[i]))
+ return PTR_ERR(reg_arr[i]);
+ qproc->proxy_regs = reg_arr;
+ }
+ }
+
+ if (qproc->q6_rproc_res->active_reg_cnt) {
+ reg_arr = devm_kzalloc(qproc->dev,
+ sizeof(reg_arr) * qproc->q6_rproc_res->active_reg_cnt,
+ GFP_KERNEL);
+
+ for (i = 0; i < qproc->q6_rproc_res->active_reg_cnt; i++) {
+ reg_arr[i] = devm_regulator_get(qproc->dev,
+ qproc->q6_rproc_res->active_regs[i]);
+
+ if (IS_ERR(reg_arr[i]))
+ return PTR_ERR(reg_arr[i]);
+ qproc->active_regs = reg_arr;
+ }
+ }
+
+ return 0;
+}

-static int q6v5_regulator_init(struct q6v5 *qproc)
+static int q6_proxy_regulator_enable(struct q6v5 *qproc)
{
- int ret;
+ int i, j, ret = 0;
+ int **reg_loadnvoltsetflag;
+ int *reg_load;
+ int *reg_voltage;
+
+ reg_loadnvoltsetflag = qproc->q6_rproc_res->proxy_reg_action;
+ reg_load = qproc->q6_rproc_res->proxy_reg_load;
+ reg_voltage = qproc->q6_rproc_res->proxy_reg_voltage;
+
+ for (i = 0; i < qproc->q6_rproc_res->proxy_reg_cnt; i++) {
+ for (j = 0; j <= 1; j++) {
+ if (j == 0 && *(reg_loadnvoltsetflag + i*j + j))
+ regulator_set_load(qproc->proxy_regs[i],
+ reg_load[i]);
+ if (j == 1 && *(reg_loadnvoltsetflag + i*j + j))
+ regulator_set_voltage(qproc->proxy_regs[i],
+ reg_voltage[i], INT_MAX);
+ }
+ }

- qproc->supply[Q6V5_SUPPLY_CX].supply = "cx";
- qproc->supply[Q6V5_SUPPLY_MX].supply = "mx";
- qproc->supply[Q6V5_SUPPLY_MSS].supply = "mss";
- qproc->supply[Q6V5_SUPPLY_PLL].supply = "pll";
+ for (i = 0; i < qproc->q6_rproc_res->proxy_reg_cnt; i++) {
+ ret = regulator_enable(qproc->proxy_regs[i]);
+ if (ret) {
+ for (; i > 0; --i) {
+ regulator_disable(qproc->proxy_regs[i]);
+ return ret;
+ }
+ }
+ }

- ret = devm_regulator_bulk_get(qproc->dev,
- ARRAY_SIZE(qproc->supply), qproc->supply);
- if (ret < 0) {
- dev_err(qproc->dev, "failed to get supplies\n");
- return ret;
+ qproc->proxy_unvote_reg = true;
+
+ return 0;
+}
+
+static int q6_active_regulator_enable(struct q6v5 *qproc)
+{
+ int i, j, ret = 0;
+ int **reg_loadnvoltsetflag;
+ int *reg_load;
+ int *reg_voltage;
+
+ reg_loadnvoltsetflag = qproc->q6_rproc_res->active_reg_action;
+ reg_load = qproc->q6_rproc_res->active_reg_load;
+ reg_voltage = qproc->q6_rproc_res->active_reg_voltage;
+
+ for (i = 0; i < qproc->q6_rproc_res->active_reg_cnt; i++) {
+ for (j = 0; j <= 1; j++) {
+ if (j == 0 && *(reg_loadnvoltsetflag + i*j + j))
+ regulator_set_load(qproc->active_regs[i],
+ reg_load[i]);
+ if (j == 1 && *(reg_loadnvoltsetflag + i*j + j))
+ regulator_set_voltage(qproc->active_regs[i],
+ reg_voltage[i], INT_MAX);
+ }
}

- regulator_set_load(qproc->supply[Q6V5_SUPPLY_CX].consumer, 100000);
- regulator_set_load(qproc->supply[Q6V5_SUPPLY_MSS].consumer, 100000);
- regulator_set_load(qproc->supply[Q6V5_SUPPLY_PLL].consumer, 10000);
+ for (i = 0; i < qproc->q6_rproc_res->active_reg_cnt; i++) {
+ ret = regulator_enable(qproc->active_regs[i]);
+ if (ret) {
+ for (; i > 0; --i) {
+ regulator_disable(qproc->active_regs[i]);
+ return ret;
+ }
+ }
+ }

return 0;
}

-static int q6v5_regulator_enable(struct q6v5 *qproc)
+static int q6_regulator_enable(struct q6v5 *qproc)
{
- struct regulator *mss = qproc->supply[Q6V5_SUPPLY_MSS].consumer;
- struct regulator *mx = qproc->supply[Q6V5_SUPPLY_MX].consumer;
int ret;

- /* TODO: Q6V5_SUPPLY_CX is supposed to be set to super-turbo here */
+ if (qproc->q6_rproc_res->proxy_reg_cnt)
+ ret = q6_proxy_regulator_enable(qproc);

- ret = regulator_set_voltage(mx, 1050000, INT_MAX);
- if (ret)
- return ret;
+ if (qproc->q6_rproc_res->active_reg_cnt)
+ ret = q6_active_regulator_enable(qproc);

- regulator_set_voltage(mss, 1000000, 1150000);
+ return ret;
+}

- return regulator_bulk_enable(ARRAY_SIZE(qproc->supply), qproc->supply);
+static int q6_proxy_regulator_disable(struct q6v5 *qproc)
+{
+ int i, j;
+ int **reg_loadnvoltsetflag;
+
+ reg_loadnvoltsetflag = qproc->q6_rproc_res->proxy_reg_action;
+ if (!qproc->proxy_unvote_reg)
+ return 0;
+ for (i = qproc->q6_rproc_res->proxy_reg_cnt-1; i >= 0; i--) {
+ for (j = 0; j <= 1; j++) {
+ if (j == 0 && *(reg_loadnvoltsetflag + i*j + j))
+ regulator_set_load(qproc->proxy_regs[i], 0);
+ if (j == 1 && *(reg_loadnvoltsetflag + i*j + j))
+ regulator_set_voltage(qproc->proxy_regs[i],
+ 0, INT_MAX);
+ }
+ }
+ for (i = qproc->q6_rproc_res->proxy_reg_cnt-1; i >= 0; i--)
+ regulator_disable(qproc->proxy_regs[i]);
+ qproc->proxy_unvote_reg = false;
+ return 0;
}

-static void q6v5_regulator_disable(struct q6v5 *qproc)
+static int q6_active_regulator_disable(struct q6v5 *qproc)
{
- struct regulator *mss = qproc->supply[Q6V5_SUPPLY_MSS].consumer;
- struct regulator *mx = qproc->supply[Q6V5_SUPPLY_MX].consumer;
+ int i, j, ret = 0;
+ int **reg_loadnvoltsetflag;
+
+ reg_loadnvoltsetflag = qproc->q6_rproc_res->active_reg_action;
+
+ for (i = qproc->q6_rproc_res->active_reg_cnt-1; i > 0; i--) {
+ for (j = 0; j <= 1; j++) {
+ if (j == 0 && *(reg_loadnvoltsetflag + i*j + j))
+ regulator_set_load(qproc->active_regs[i], 0);
+ if (j == 1 && *(reg_loadnvoltsetflag + i*j + j))
+ regulator_set_voltage(qproc->active_regs[i],
+ 0, INT_MAX);
+ }
+ }
+ for (i = qproc->q6_rproc_res->active_reg_cnt-1; i >= 0; i--)
+ ret = regulator_disable(qproc->proxy_regs[i]);
+ return 0;
+}
+
+static void q6_regulator_disable(struct q6v5 *qproc)
+{
+ if (qproc->q6_rproc_res->proxy_reg_cnt)
+ q6_proxy_regulator_disable(qproc);

- /* TODO: Q6V5_SUPPLY_CX corner votes should be released */
+ if (qproc->q6_rproc_res->active_reg_cnt)
+ q6_active_regulator_disable(qproc);
+}

- regulator_bulk_disable(ARRAY_SIZE(qproc->supply), qproc->supply);
- regulator_set_voltage(mx, 0, INT_MAX);
- regulator_set_voltage(mss, 0, 1150000);
+static int q6_proxy_clk_enable(struct q6v5 *qproc)
+{
+ int i, ret = 0;
+
+ for (i = 0; i < qproc->q6_rproc_res->proxy_clk_cnt; i++) {
+ ret = clk_prepare_enable(qproc->proxy_clks[i]);
+ if (ret) {
+ for (; i > 0; --i) {
+ clk_disable_unprepare(qproc->proxy_clks[i]);
+ return ret;
+ }
+ }
+ }
+ qproc->proxy_unvote_clk = true;
+ return 0;
}

+static void q6_proxy_clk_disable(struct q6v5 *qproc)
+{
+ int i;
+
+ if (!qproc->proxy_unvote_clk)
+ return;
+ for (i = qproc->q6_rproc_res->proxy_clk_cnt-1; i >= 0; i--)
+ clk_disable_unprepare(qproc->proxy_clks[i]);
+ qproc->proxy_unvote_clk = false;
+}
+
+static int q6_active_clk_enable(struct q6v5 *qproc)
+{
+ int i, ret = 0;
+
+ for (i = 0; i < qproc->q6_rproc_res->active_clk_cnt; i++) {
+ ret = clk_prepare_enable(qproc->active_clks[i]);
+ if (ret) {
+ for (; i > 0; i--) {
+ clk_disable_unprepare(qproc->active_clks[i]);
+ return ret;
+ }
+ }
+ }
+ return 0;
+}
+
+static void q6_active_clk_disable(struct q6v5 *qproc)
+{
+ int i;
+
+ for (i = qproc->q6_rproc_res->active_clk_cnt-1; i >= 0; i--)
+ clk_disable_unprepare(qproc->active_clks[i]);
+}
+
+static void pil_mss_restart_reg(struct q6v5 *qproc, u32 mss_restart)
+{
+ if (qproc->restart_reg) {
+ writel_relaxed(mss_restart, qproc->restart_reg);
+ udelay(2);
+ }
+}
static int q6v5_load(struct rproc *rproc, const struct firmware *fw)
{
struct q6v5 *qproc = rproc->priv;
-
memcpy(qproc->mba_region, fw->data, fw->size);
-
return 0;
}

@@ -366,7 +545,7 @@ static void q6v5proc_halt_axi_port(struct q6v5 *qproc,
regmap_write(halt_map, offset + AXI_HALTREQ_REG, 0);
}

-static int q6v5_mpss_init_image(struct q6v5 *qproc, const struct firmware *fw)
+static int q6_mpss_init_image(struct q6v5 *qproc, const struct firmware *fw)
{
unsigned long dma_attrs = DMA_ATTR_FORCE_CONTIGUOUS;
dma_addr_t phys;
@@ -395,7 +574,7 @@ static int q6v5_mpss_init_image(struct q6v5 *qproc, const struct firmware *fw)
return ret < 0 ? ret : 0;
}

-static int q6v5_mpss_validate(struct q6v5 *qproc, const struct firmware *fw)
+static int q6_mpss_validate(struct q6v5 *qproc, const struct firmware *fw)
{
const struct elf32_phdr *phdrs;
const struct elf32_phdr *phdr;
@@ -451,7 +630,7 @@ static int q6v5_mpss_validate(struct q6v5 *qproc, const struct firmware *fw)
return ret < 0 ? ret : 0;
}

-static int q6v5_mpss_load(struct q6v5 *qproc)
+static int q6_mpss_load(struct q6v5 *qproc)
{
const struct firmware *fw;
phys_addr_t fw_addr;
@@ -476,7 +655,7 @@ static int q6v5_mpss_load(struct q6v5 *qproc)
/* Initialize the RMB validator */
writel(0, qproc->rmb_base + RMB_PMI_CODE_LENGTH_REG);

- ret = q6v5_mpss_init_image(qproc, fw);
+ ret = q6_mpss_init_image(qproc, fw);
if (ret)
goto release_firmware;

@@ -484,7 +663,7 @@ static int q6v5_mpss_load(struct q6v5 *qproc)
if (ret)
goto release_firmware;

- ret = q6v5_mpss_validate(qproc, fw);
+ ret = q6_mpss_validate(qproc, fw);

release_firmware:
release_firmware(fw);
@@ -492,36 +671,41 @@ static int q6v5_mpss_load(struct q6v5 *qproc)
return ret < 0 ? ret : 0;
}

-static int q6v5_start(struct rproc *rproc)
+static int q6_start(struct rproc *rproc)
{
struct q6v5 *qproc = (struct q6v5 *)rproc->priv;
int ret;

- ret = q6v5_regulator_enable(qproc);
+ mutex_lock(&qproc->q6_lock);
+ ret = q6_regulator_enable(qproc);
if (ret) {
- dev_err(qproc->dev, "failed to enable supplies\n");
+ dev_err(qproc->dev, "failed to enable reg supplies\n");
return ret;
}

- ret = reset_control_deassert(qproc->mss_restart);
+ ret = q6_proxy_clk_enable(qproc);
if (ret) {
- dev_err(qproc->dev, "failed to deassert mss restart\n");
- goto disable_vdd;
+ dev_err(qproc->dev, "failed to enable proxy_clk\n");
+ goto err_proxy_clk;
}

- ret = clk_prepare_enable(qproc->ahb_clk);
- if (ret)
- goto assert_reset;
-
- ret = clk_prepare_enable(qproc->axi_clk);
- if (ret)
- goto disable_ahb_clk;
+ ret = q6_active_clk_enable(qproc);
+ if (ret) {
+ dev_err(qproc->dev, "failed to enable active clocks\n");
+ goto err_active_clks;
+ }

- ret = clk_prepare_enable(qproc->rom_clk);
- if (ret)
- goto disable_axi_clk;
+ if (!strcmp(qproc->q6_rproc_res->q6_version, "v56"))
+ pil_mss_restart_reg(qproc, 0);
+ else {
+ ret = reset_control_deassert(qproc->mss_restart);
+ if (ret) {
+ dev_err(qproc->dev, "failed to deassert mss restart\n");
+ goto err_deassert;
+ }
+ }

- writel(qproc->mba_phys, qproc->rmb_base + RMB_MBA_IMAGE_REG);
+ writel_relaxed(qproc->mba_phys, qproc->rmb_base + RMB_MBA_IMAGE_REG);

ret = q6v5proc_reset(qproc);
if (ret)
@@ -539,13 +723,11 @@ static int q6v5_start(struct rproc *rproc)
}

dev_info(qproc->dev, "MBA booted, loading mpss\n");
-
- ret = q6v5_mpss_load(qproc);
+ ret = q6_mpss_load(qproc);
if (ret)
goto halt_axi_ports;
-
ret = wait_for_completion_timeout(&qproc->start_done,
- msecs_to_jiffies(5000));
+ msecs_to_jiffies(10000));
if (ret == 0) {
dev_err(qproc->dev, "start timed out\n");
ret = -ETIMEDOUT;
@@ -553,36 +735,33 @@ static int q6v5_start(struct rproc *rproc)
}

qproc->running = true;
-
/* TODO: All done, release the handover resources */
-
+ q6_proxy_clk_disable(qproc);
+ q6_proxy_regulator_disable(qproc);
+ mutex_unlock(&qproc->q6_lock);
return 0;

halt_axi_ports:
q6v5proc_halt_axi_port(qproc, qproc->halt_map, qproc->halt_q6);
q6v5proc_halt_axi_port(qproc, qproc->halt_map, qproc->halt_modem);
q6v5proc_halt_axi_port(qproc, qproc->halt_map, qproc->halt_nc);
-
- clk_disable_unprepare(qproc->rom_clk);
-disable_axi_clk:
- clk_disable_unprepare(qproc->axi_clk);
-disable_ahb_clk:
- clk_disable_unprepare(qproc->ahb_clk);
-assert_reset:
- reset_control_assert(qproc->mss_restart);
-disable_vdd:
- q6v5_regulator_disable(qproc);
-
+err_deassert:
+ q6_active_clk_disable(qproc);
+err_active_clks:
+ q6_proxy_clk_disable(qproc);
+err_proxy_clk:
+ q6_regulator_disable(qproc);
+ mutex_unlock(&qproc->q6_lock);
return ret;
}

-static int q6v5_stop(struct rproc *rproc)
+static int q6_stop(struct rproc *rproc)
{
struct q6v5 *qproc = (struct q6v5 *)rproc->priv;
int ret;
+ u64 val;

- qproc->running = false;
-
+ mutex_lock(&qproc->q6_lock);
qcom_smem_state_update_bits(qproc->state,
BIT(qproc->stop_bit), BIT(qproc->stop_bit));

@@ -597,16 +776,30 @@ static int q6v5_stop(struct rproc *rproc)
q6v5proc_halt_axi_port(qproc, qproc->halt_map, qproc->halt_modem);
q6v5proc_halt_axi_port(qproc, qproc->halt_map, qproc->halt_nc);

- reset_control_assert(qproc->mss_restart);
- clk_disable_unprepare(qproc->rom_clk);
- clk_disable_unprepare(qproc->axi_clk);
- clk_disable_unprepare(qproc->ahb_clk);
- q6v5_regulator_disable(qproc);
-
+ if (!strcmp(qproc->q6_rproc_res->q6_version, "v56")) {
+ /*
+ * Assert QDSP6 I/O clamp, memory wordline clamp, and compiler
+ * memory clamp as a software workaround to avoid high MX
+ * current during LPASS/MSS restart.
+ */
+
+ val = readl_relaxed(qproc->reg_base + QDSP6SS_PWR_CTL_REG);
+ val |= (Q6SS_CLAMP_IO | QDSP6v56_CLAMP_WL |
+ QDSP6v56_CLAMP_QMC_MEM);
+ writel_relaxed(val, qproc->reg_base + QDSP6SS_PWR_CTL_REG);
+ pil_mss_restart_reg(qproc, 1);
+ } else
+ reset_control_assert(qproc->mss_restart);
+ q6_active_clk_disable(qproc);
+ q6_proxy_clk_disable(qproc);
+ q6_proxy_regulator_disable(qproc);
+ q6_active_regulator_disable(qproc);
+ qproc->running = false;
+ mutex_unlock(&qproc->q6_lock);
return 0;
}

-static void *q6v5_da_to_va(struct rproc *rproc, u64 da, int len)
+static void *q6_da_to_va(struct rproc *rproc, u64 da, int len)
{
struct q6v5 *qproc = rproc->priv;
int offset;
@@ -619,12 +812,12 @@ static void *q6v5_da_to_va(struct rproc *rproc, u64 da, int len)
}

static const struct rproc_ops q6_ops = {
- .start = q6v5_start,
- .stop = q6v5_stop,
- .da_to_va = q6v5_da_to_va,
+ .start = q6_start,
+ .stop = q6_stop,
+ .da_to_va = q6_da_to_va,
};

-static irqreturn_t q6v5_wdog_interrupt(int irq, void *dev)
+static irqreturn_t q6_wdog_interrupt(int irq, void *dev)
{
struct q6v5 *qproc = dev;
size_t len;
@@ -650,7 +843,7 @@ static irqreturn_t q6v5_wdog_interrupt(int irq, void *dev)
return IRQ_HANDLED;
}

-static irqreturn_t q6v5_fatal_interrupt(int irq, void *dev)
+static irqreturn_t q6_fatal_interrupt(int irq, void *dev)
{
struct q6v5 *qproc = dev;
size_t len;
@@ -670,7 +863,7 @@ static irqreturn_t q6v5_fatal_interrupt(int irq, void *dev)
return IRQ_HANDLED;
}

-static irqreturn_t q6v5_handover_interrupt(int irq, void *dev)
+static irqreturn_t q6_handover_interrupt(int irq, void *dev)
{
struct q6v5 *qproc = dev;

@@ -678,7 +871,7 @@ static irqreturn_t q6v5_handover_interrupt(int irq, void *dev)
return IRQ_HANDLED;
}

-static irqreturn_t q6v5_stop_ack_interrupt(int irq, void *dev)
+static irqreturn_t q6_stop_ack_interrupt(int irq, void *dev)
{
struct q6v5 *qproc = dev;

@@ -686,7 +879,7 @@ static irqreturn_t q6v5_stop_ack_interrupt(int irq, void *dev)
return IRQ_HANDLED;
}

-static int q6v5_init_mem(struct q6v5 *qproc, struct platform_device *pdev)
+static int q6_init_mem(struct q6v5 *qproc, struct platform_device *pdev)
{
struct of_phandle_args args;
struct resource *res;
@@ -721,34 +914,58 @@ static int q6v5_init_mem(struct q6v5 *qproc, struct platform_device *pdev)
return 0;
}

-static int q6v5_init_clocks(struct q6v5 *qproc)
+static int q6_init_clocks(struct q6v5 *qproc)
{
- qproc->ahb_clk = devm_clk_get(qproc->dev, "iface");
- if (IS_ERR(qproc->ahb_clk)) {
- dev_err(qproc->dev, "failed to get iface clock\n");
- return PTR_ERR(qproc->ahb_clk);
- }
+ struct clk **clk_arr;
+ int i;

- qproc->axi_clk = devm_clk_get(qproc->dev, "bus");
- if (IS_ERR(qproc->axi_clk)) {
- dev_err(qproc->dev, "failed to get bus clock\n");
- return PTR_ERR(qproc->axi_clk);
+ if (qproc->q6_rproc_res->proxy_clk_cnt) {
+ clk_arr = devm_kzalloc(qproc->dev,
+ sizeof(clk_arr) * qproc->q6_rproc_res->proxy_clk_cnt,
+ GFP_KERNEL);
+
+ for (i = 0; i < qproc->q6_rproc_res->proxy_clk_cnt; i++) {
+ clk_arr[i] = devm_clk_get(qproc->dev,
+ qproc->q6_rproc_res->proxy_clks[i]);
+
+ if (IS_ERR(clk_arr[i])) {
+ dev_err(qproc->dev, "failed to get %s clock\n",
+ qproc->q6_rproc_res->proxy_clks[i]);
+ return PTR_ERR(clk_arr[i]);
+ }
+ qproc->proxy_clks = clk_arr;
+ }
}

- qproc->rom_clk = devm_clk_get(qproc->dev, "mem");
- if (IS_ERR(qproc->rom_clk)) {
- dev_err(qproc->dev, "failed to get mem clock\n");
- return PTR_ERR(qproc->rom_clk);
+ if (qproc->q6_rproc_res->active_clk_cnt) {
+ clk_arr = devm_kzalloc(qproc->dev,
+ sizeof(clk_arr) * qproc->q6_rproc_res->proxy_clk_cnt,
+ GFP_KERNEL);
+
+ for (i = 0; i < qproc->q6_rproc_res->active_clk_cnt; i++) {
+ clk_arr[i] = devm_clk_get(qproc->dev,
+ qproc->q6_rproc_res->active_clks[i]);
+ if (IS_ERR(clk_arr[i])) {
+ dev_err(qproc->dev, "failed to get %s clock\n",
+ qproc->q6_rproc_res->active_clks[i]);
+ return PTR_ERR(clk_arr[i]);
+ }
+
+ qproc->active_clks = clk_arr;
+ }
}

return 0;
}

-static int q6v5_init_reset(struct q6v5 *qproc)
+static int q6v5_init_reset(void *q, void *p)
{
- qproc->mss_restart = devm_reset_control_get(qproc->dev, NULL);
+ struct q6v5 *qproc = q;
+ struct platform_device *pdev = p;
+
+ qproc->mss_restart = devm_reset_control_get(&pdev->dev, NULL);
if (IS_ERR(qproc->mss_restart)) {
- dev_err(qproc->dev, "failed to acquire mss restart\n");
+ dev_err(&pdev->dev, "failed to acquire mss restart\n");
return PTR_ERR(qproc->mss_restart);
}

@@ -771,7 +988,8 @@ static int q6v56_init_reset(void *q, void *p)

return 0;
}
-static int q6v5_request_irq(struct q6v5 *qproc,
+
+static int q6_request_irq(struct q6v5 *qproc,
struct platform_device *pdev,
const char *name,
irq_handler_t thread_fn)
@@ -794,7 +1012,7 @@ static int q6v5_request_irq(struct q6v5 *qproc,
return ret;
}

-static int q6v5_alloc_memory_region(struct q6v5 *qproc)
+static int q6_alloc_memory_region(struct q6v5 *qproc)
{
struct device_node *child;
struct device_node *node;
@@ -867,39 +1085,42 @@ static int q6_probe(struct platform_device *pdev)
init_completion(&qproc->stop_done);

qproc->q6_rproc_res = desc;
- ret = q6v5_init_mem(qproc, pdev);
+
+ ret = q6_init_mem(qproc, pdev);
if (ret)
goto free_rproc;

- ret = q6v5_alloc_memory_region(qproc);
+ ret = q6_alloc_memory_region(qproc);
if (ret)
goto free_rproc;

- ret = q6v5_init_clocks(qproc);
+ ret = q6_init_clocks(qproc);
if (ret)
goto free_rproc;

- ret = q6v5_regulator_init(qproc);
+ ret = qproc->q6_rproc_res->q6_reset_init(qproc, pdev);
if (ret)
goto free_rproc;

- ret = qproc->q6_rproc_res->q6_reset_init(qproc, pdev);
+ ret = q6_regulator_init(qproc);
if (ret)
goto free_rproc;

- ret = q6v5_request_irq(qproc, pdev, "wdog", q6v5_wdog_interrupt);
+ mutex_init(&qproc->q6_lock);
+
+ ret = q6_request_irq(qproc, pdev, "wdog", q6_wdog_interrupt);
if (ret < 0)
goto free_rproc;

- ret = q6v5_request_irq(qproc, pdev, "fatal", q6v5_fatal_interrupt);
+ ret = q6_request_irq(qproc, pdev, "fatal", q6_fatal_interrupt);
if (ret < 0)
goto free_rproc;

- ret = q6v5_request_irq(qproc, pdev, "handover", q6v5_handover_interrupt);
+ ret = q6_request_irq(qproc, pdev, "handover", q6_handover_interrupt);
if (ret < 0)
goto free_rproc;

- ret = q6v5_request_irq(qproc, pdev, "stop-ack", q6v5_stop_ack_interrupt);
+ ret = q6_request_irq(qproc, pdev, "stop-ack", q6_stop_ack_interrupt);
if (ret < 0)
goto free_rproc;

--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project