Re: [PATCH v1 1/3] kvm: svm: Add support for additional SVM NPF error codes

From: Paolo Bonzini
Date: Tue Nov 22 2016 - 17:30:07 EST




On 22/11/2016 23:15, Tom Lendacky wrote:
> > 2) what bit is set if the processor is reading the PDPTEs of a 32-bit
> > PAE guest?
>
> I believe that bit 33 will be set. The PDPE's are considered guest
> tables and are read during a guest table walk (see APM vol2 section
> 15.25.10). Note that this is slightly different than the bare-metal
> behavior of legacy PAE mode as APM describes. I'll try to test this
> and verify it.

No big deal, indeed it's a bit different from Intel which caches the
four PDPEs, but it's enough to know that bit 33 will be set.

Paolo