* PGP Signed by an unknown key
On Thu, Nov 24, 2016 at 02:08:53PM +0530, Laxman Dewangan wrote:
+The PMC is at a different address on Tegra186, so I think we should just
+The DT property of the IO pads must be under the node of pmc i.e.
+pmc@7000e400 for Tegra124 onwards.
drop this to avoid having to update it whenever a new chip relocates it
to a different address.
Come to think of it, if these I/O pads are represented as subnodes in
the PMC device tree node, perhaps this should be merged into the PMC
documentation?
Do we have fixed link for the TRM? and do we really need to provide the link here? If link get changed then we will need to change all places.
+Perhaps give a reference to where in the TRM this can be found?
+See the TRM to determine which properties and values apply to each IO pads.
+low-power-enable: enable low power mode.Why the extra padding with tabs? I find that difficult to read. Also, no
+low-power-disable: disable low power mode.
need for a fullstop since it's not a proper sentence.
+IO voltage pin names are as follows:It's slightly confusing to only have this list for Tegra210. I assume
+ audio -> vddio-audio
+ audio-hv -> vddio-audio-hv
+ cam ->vddio-cam
+ dbg -> vddio-dbg
+ dmic -> vddio-dmic
+ gpio -> vddio-gpio
+ pex-ctrl -> vddio-pex-ctrl
+ sdmmc1 -> vddio-sdmmc1
+ sdmmc3 -> vddio-sdmmc3
+ spi -> vddio-spi
+ spi-hv -> vddio-spi-hv
+ uart -> vddio-uart
that is because on Tegra124 there is no way to control the voltage of
the pins, but I think that could be made clearer.
Also, it might beok.
worth explicitly mentioning that this is a subset of the list of pins
given above and that the other pins (those not in this list) don't
support 1.8/3.3 V control, but only the low power state.
+ audio-hv {
+ pins = "audio-hv";
+ low-power-disable;
+ };
I wonder if this is at all useful. Shouldn't we rather put all pads into
a low-power state by default and only take them out of the low-power
state when the driver decides to do so?