Re: [PATCH] mtd: nand: gpio: make nCE GPIO optional

[Boris Brezillon]

On Mon, 13 Feb 2017 13:58:24 +0100
Christophe LEROY <christophe.leroy@xxxxxx> wrote:

> Le 13/02/2017 Ã 11:30, Boris Brezillon a Ãcrit :
> > On Fri, 10 Feb 2017 15:01:10 +0100 (CET)
> > Christophe Leroy <christophe.leroy@xxxxxx> wrote:
> >  
> >> On some hardware, the nCE signal is wired to the ChipSelect associated
> >> to bus address of the NAND, so it is automatically driven during the
> >> memory access and it is not managed by a GPIO.  
> >
> > Hm, I'm not sure how this can work, because, AFAIR, the nCE line needs
> > to stay low for the whole CMD+ADDR[+CMD] cycle, and with your patch
> > it's not guaranteed.  
> 
> Anyway, the patch just makes it possible to register the device 
> allthough nCE GPIO is not defined.
> For people defining the nCE GPIO properly, the patch introduces no 
> change at all.

Yes, I know that, just wanted to make sure that not explicitly
controlling the CE line was permitted. Modern controllers are indeed
controlling the CE line, but they usually ask you to specify the whole
CMD+ADDR[+CMD][+DATA] sequence.

> 
> >
> > Can you tell us more about your NAND controller?  
> 
> [    0.498490] nand: device found, Manufacturer ID: 0x2c, Chip ID: 0xda
> [    0.504906] nand: Micron MT29F2G08ABAEAWP
> [    0.508918] nand: 256 MiB, SLC, erase size: 128 KiB, page size: 2048, 
> OOB size: 64
> 
> Diagrams on datasheet shows that CE\ can optionnaly go up between each 
> access. See attached exemple.

I had a closer look at several datasheets (and the ONFI spec), and it
seems to be allowed as long as you follow the tCS and tCH requirements,
which I guess your controller is ensuring.

> 
> 
> 
> >  
> >>
> >> Signed-off-by: Christophe Leroy <christophe.leroy@xxxxxx>
> >> ---
> >>  drivers/mtd/nand/gpio.c | 18 ++++++++++++------
> >>  1 file changed, 12 insertions(+), 6 deletions(-)
> >>
> >> diff --git a/drivers/mtd/nand/gpio.c b/drivers/mtd/nand/gpio.c
> >> index 0d24857..85294f1 100644
> >> --- a/drivers/mtd/nand/gpio.c
> >> +++ b/drivers/mtd/nand/gpio.c
> >> @@ -78,7 +78,9 @@ static void gpio_nand_cmd_ctrl(struct mtd_info *mtd, int cmd, unsigned int ctrl)
> >>  	gpio_nand_dosync(gpiomtd);
> >>
> >>  	if (ctrl & NAND_CTRL_CHANGE) {
> >> -		gpio_set_value(gpiomtd->plat.gpio_nce, !(ctrl & NAND_NCE));
> >> +		if (gpio_is_valid(gpiomtd->plat.gpio_nce))
> >> +			gpio_set_value(gpiomtd->plat.gpio_nce,
> >> +				       !(ctrl & NAND_NCE));
> >>  		gpio_set_value(gpiomtd->plat.gpio_cle, !!(ctrl & NAND_CLE));
> >>  		gpio_set_value(gpiomtd->plat.gpio_ale, !!(ctrl & NAND_ALE));
> >>  		gpio_nand_dosync(gpiomtd);
> >> @@ -201,7 +203,8 @@ static int gpio_nand_remove(struct platform_device *pdev)
> >>
> >>  	if (gpio_is_valid(gpiomtd->plat.gpio_nwp))
> >>  		gpio_set_value(gpiomtd->plat.gpio_nwp, 0);
> >> -	gpio_set_value(gpiomtd->plat.gpio_nce, 1);
> >> +	if (gpio_is_valid(gpiomtd->plat.gpio_nce))
> >> +		gpio_set_value(gpiomtd->plat.gpio_nce, 1);
> >>
> >>  	return 0;
> >>  }
> >> @@ -239,10 +242,13 @@ static int gpio_nand_probe(struct platform_device *pdev)
> >>  	if (ret)
> >>  		return ret;
> >>
> >> -	ret = devm_gpio_request(&pdev->dev, gpiomtd->plat.gpio_nce, "NAND NCE");
> >> -	if (ret)
> >> -		return ret;
> >> -	gpio_direction_output(gpiomtd->plat.gpio_nce, 1);
> >> +	if (gpio_is_valid(gpiomtd->plat.gpio_nce)) {
> >> +		ret = devm_gpio_request(&pdev->dev, gpiomtd->plat.gpio_nce,
> >> +					"NAND NCE");
> >> +		if (ret)
> >> +			return ret;
> >> +		gpio_direction_output(gpiomtd->plat.gpio_nce, 1);
> >> +	}
> >>
> >>  	if (gpio_is_valid(gpiomtd->plat.gpio_nwp)) {
> >>  		ret = devm_gpio_request(&pdev->dev, gpiomtd->plat.gpio_nwp,