Re: [PATCH 1/4] KVM: svm: prevent MWAIT in guest with erratum 400

From: Radim KrÄmÃÅ
Date: Thu May 04 2017 - 10:04:15 EST

2017-05-03 22:11+0200, Borislav Petkov:
> On Wed, May 03, 2017 at 09:37:30PM +0200, Radim KrÄmÃÅ wrote:
>> The host might miss APIC timer interrupts if the guest enters a specific
>> C-state. Quoting the erratum:
>> 400 APIC Timer Interrupt Does Not Occur in Processor C-States
>> Description
>> An APIC timer interrupt that becomes pending in low-power states C1E
>> or C3 will not cause the processor to enter the C0 state even if the
>> interrupt is enabled by Timer Local Vector Table Entry[Mask],
>> APIC320[16]). APIC timer functionality is otherwise unaffected.
>> Potential Effect on System
>> System hang may occur provided that the operating system has not
>> configured another interrupt source. APIC timer interrupts may be
>> delayed or, when the APIC timer is configured in rollover mode
>> (APIC320[17]), the APIC timer may roll over multiple times in the
>> low-power state with only one interrupt presented after the processor
>> resumes. The standard use of the APIC timer does not make this effect
>> significant.
>> Signed-off-by: Radim KrÄmÃÅ <rkrcmar@xxxxxxxxxx>
>> ---
>> arch/x86/kvm/x86.h | 3 +--
>> 1 file changed, 1 insertion(+), 2 deletions(-)
>> diff --git a/arch/x86/kvm/x86.h b/arch/x86/kvm/x86.h
>> index 612067074905..3ed7dd8737ab 100644
>> --- a/arch/x86/kvm/x86.h
>> +++ b/arch/x86/kvm/x86.h
>> @@ -223,8 +223,7 @@ static inline bool kvm_mwait_in_guest(void)
>> switch (boot_cpu_data.x86_vendor) {
>> case X86_VENDOR_AMD:
>> - /* All AMD CPUs have a working MWAIT implementation */
>> - return true;
>> + return !boot_cpu_has_bug(X86_BUG_AMD_E400);
> Well, this looks wrong: it is X86_BUG_AMD_APIC_C1E, which actually
> denotes that we must enable the E400 workaround because the platform
> actually goes into C1E.

X86_BUG_AMD_APIC_C1E doesn't cover C3, which is why I used

> X86_BUG_AMD_E400 gets set only on the affected f/m/s range but if the
> BIOS doesn't put the CPU in C1E, we don't hit the erratum and all is
> peachy.
> Also, what do APIC timer interrupts even have to do with MWAIT-ing in
> the guest, especially if we enable the workaround and switch to HPET on
> the host? Maybe I'm missing something here...

The host uses APIC timer when entering a guest and I assumed that MWAIT
can change C states, but it seems that affected AMD models do not even
support MWAIT hints and the package is in C0 the whole time.

I'll drop this patch if this is what you meant, thanks.