Re: [PATCHv6 09/10] x86: Enable 5-level paging support

From: Juergen Gross
Date: Wed May 24 2017 - 06:05:09 EST

Next message: Juergen Gross: "Re: [PATCHv6 04/10] x86/boot/64: Rename init_level4_pgt and early_level4_pgt"
Previous message: Wei Yang: "[PATCH] mm/vmalloc: a slight change of compare target in __insert_vmap_area()"
In reply to: Kirill A. Shutemov: "[PATCHv6 09/10] x86: Enable 5-level paging support"
Next in thread: Kirill A. Shutemov: "[PATCHv6 10/10] x86/mm: Allow to have userspace mappings above 47-bits"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On 24/05/17 11:54, Kirill A. Shutemov wrote:
> Most of things are in place and we can enable support of 5-level paging.
>
> The patch makes XEN_PV dependent on !X86_5LEVEL. XEN_PV is not ready to
> work with 5-level paging.
>
> Signed-off-by: Kirill A. Shutemov <kirill.shutemov@xxxxxxxxxxxxxxx>

Xen part: Reviewed-by: Juergen Gross <jgross@xxxxxxxx>

Juergen

Next message: Juergen Gross: "Re: [PATCHv6 04/10] x86/boot/64: Rename init_level4_pgt and early_level4_pgt"
Previous message: Wei Yang: "[PATCH] mm/vmalloc: a slight change of compare target in __insert_vmap_area()"
In reply to: Kirill A. Shutemov: "[PATCHv6 09/10] x86: Enable 5-level paging support"
Next in thread: Kirill A. Shutemov: "[PATCHv6 10/10] x86/mm: Allow to have userspace mappings above 47-bits"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]