Re: [PATCH v2 12/22] fpga: intel: fme: add header sub feature support
From: Alan Tull
Date: Tue Jul 18 2017 - 10:34:47 EST
On Mon, Jul 17, 2017 at 8:17 PM, Wu, Hao <hao.wu@xxxxxxxxx> wrote:
>> On Sun, Jun 25, 2017 at 8:52 PM, Wu Hao <hao.wu@xxxxxxxxx> wrote:
>>
>> Hi Hao,
>>
>> I'm making my way through this (very large) patchset. Some minor
>> comments below.
>>
>
> Hi Alan
>
> Thanks for your review. : )
Hi Hao,
Thanks, this looks good and will be helpful for folks who are new to this.
Alan
>
>> > From: Kang Luwei <luwei.kang@xxxxxxxxx>
>> >
>> > The header register set is always present for FPGA Management Engine (FME),
>> > this patch implements init and uinit function for header sub feature and
>> > introduce several read-only sysfs interfaces for the capability and status.
>> >
>> > Sysfs interfaces:
>> > * /sys/class/fpga/<fpga.x>/<intel-fpga-fme.x>/ports_num
>> > Read-only. Number of ports implemented
>> >
>> > * /sys/class/fpga/<fpga.x>/<intel-fpga-fme.x>/bitstream_id
>> > Read-only. Blue Bitstream identifier number
>>
>> Blue and Green bitstreams are an Intel implementation terminology. I
>> see that you've defined them in drivers/fpga, but it will be helpful
>> to add in "static region" and "partial reconfiguration region" added
>> in any API documentation files that use the green/blue terminology to
>> keep it accessible.
>>
>
> Sure, thanks for your suggestion, will update it like this.
>
> * /sys/class/fpga/<fpga.x>/<intel-fpga-fme.x>/bitstream_id
> Read-only. Blue Bitstream (static FPGA region) identifier number
>
> * /sys/class/fpga/<fpga.x>/<intel-fpga-fme.x>/bitstream_metadata
> Read-only. Blue Bitstream (static FPGA region) meta data
>
>> >
>> > Signed-off-by: Tim Whisonant <tim.whisonant@xxxxxxxxx>
>> > Signed-off-by: Enno Luebbers <enno.luebbers@xxxxxxxxx>
>> > Signed-off-by: Shiva Rao <shiva.rao@xxxxxxxxx>
>> > Signed-off-by: Christopher Rauer <christopher.rauer@xxxxxxxxx>
>> > Signed-off-by: Kang Luwei <luwei.kang@xxxxxxxxx>
>> > Signed-off-by: Xiao Guangrong <guangrong.xiao@xxxxxxxxxxxxxxx>
>> > Signed-off-by: Wu Hao <hao.wu@xxxxxxxxx>
>> > ---
>> > v2: add sysfs documentation
>> > ---
>> > .../ABI/testing/sysfs-platform-intel-fpga-fme | 19 ++++++++
>> > drivers/fpga/intel-feature-dev.h | 3 ++
>> > drivers/fpga/intel-fme-main.c | 55 ++++++++++++++++++++++
>> > 3 files changed, 77 insertions(+)
>> > create mode 100644 Documentation/ABI/testing/sysfs-platform-intel-fpga-
>> fme
>> >
>> > diff --git a/Documentation/ABI/testing/sysfs-platform-intel-fpga-fme
>> b/Documentation/ABI/testing/sysfs-platform-intel-fpga-fme
>> > new file mode 100644
>> > index 0000000..783cfa9
>> > --- /dev/null
>> > +++ b/Documentation/ABI/testing/sysfs-platform-intel-fpga-fme
>> > @@ -0,0 +1,19 @@
>> > +What: /sys/bus/platform/devices/intel-fpga-fme.0/ports_num
>> > +Date: June 2017
>> > +KernelVersion: 4.12
>> > +Contact: Wu Hao <hao.wu@xxxxxxxxx>
>> > +Description: Read-only. One Intel FPGA device may have more than 1
>> > + port/Accelerator Function Unit (AFU). It returns the
>> > + number of ports on the FPGA device when read it.
>> > +
>> > +What: /sys/bus/platform/devices/intel-fpga-fme.0/bitstream_id
>> > +Date: June 2017
>> > +KernelVersion: 4.12
>> > +Contact: Wu Hao <hao.wu@xxxxxxxxx>
>> > +Description: Read-only. It returns Blue Bitstream identifier number.
>>
>> Here
>
> Will update this patch as below.
>
> +Description: Read-only. It returns Blue Bitstream (static FPGA region)
> + identifier number.
>
>>
>> > +
>> > +What: /sys/bus/platform/devices/intel-fpga-fme.0/bitstream_meta
>> > +Date: June 2017
>> > +KernelVersion: 4.12
>> > +Contact: Wu Hao <hao.wu@xxxxxxxxx>
>> > +Description: Read-only. It returns Blue Bitstream meta data.
>>
>> And here
>
> Will update this patch as below.
>
> +Description: Read-only. It returns Blue Bitstream (static FPGA region)
> + meta data.
>
> Thanks
> Hao