Re: [PATCH 2/2] iommu/omap: Use DMA-API for performing cache flushes

From: Suman Anna
Date: Tue Aug 01 2017 - 13:39:48 EST

On 07/28/2017 03:49 PM, Josue Albarran wrote:
> The OMAP IOMMU driver was using ARM assembly code directly for
> flushing the MMU page table entries from the caches. This caused
> MMU faults on OMAP4 (Cortex-A9 based SoCs) as L2 caches were not
> handled due to the presence of a PL310 L2 Cache Controller. These
> faults were however not seen on OMAP5/DRA7 SoCs (Cortex-A15 based
> SoCs).
> The OMAP IOMMU driver is adapted to use the DMA Streaming API
> instead now to flush the page table/directory table entries from
> the CPU caches. This ensures that the devices always see the
> updated page table entries. The outer caches are now addressed
> automatically with the usage of the DMA API.
> Signed-off-by: Josue Albarran <j-albarran@xxxxxx>

Thanks for fixing this,
Acked-by: Suman Anna <s-anna@xxxxxx>