Re: [PATCH] PCI: Add no-D3 quirk for Mellanox ConnectX-
From: Benjamin Herrenschmidt
Date: Sat Jan 05 2019 - 17:45:08 EST
On Sat, 2019-01-05 at 10:51 -0700, Jason Gunthorpe wrote:
> > Interesting. I've investigated this further, though I don't have as
> > many new clues as I'd like. The problem occurs reliably, at least on
> > one particular type of machine (a POWER8 "Garrison" with ConnectX-4).
> > I don't yet know if it occurs with other machines, I'm having trouble
> > getting access to other machines with a suitable card. I didn't
> > manage to reproduce it on a different POWER8 machine with a
> > ConnectX-5, but I don't know if it's the difference in machine or
> > difference in card revision that's important.
> Make sure the card has the latest firmware is always good advice..
> > So possibilities that occur to me:
> > * It's something specific about how the vfio-pci driver uses D3
> > state - have you tried rebinding your device to vfio-pci?
> > * It's something specific about POWER, either the kernel or the PCI
> > bridge hardware
> > * It's something specific about this particular type of machine
> Does the EEH indicate what happend to actually trigger it?
In a very cryptic way that requires manual parsing using non-public
docs sadly but yes. From the look of it, it's a completion timeout.
Looks to me like we don't get a response to a config space access
during the change of D state. I don't know if it's the write of the D3
state itself or the read back though (it's probably detected on the
read back or a subsequent read, but that doesn't tell me which specific
Some extra logging in OPAL might help pin that down by checking the InA
error state in the config accessor after the config write (and polling
on it for a while as from a CPU perspective I don't knw if the write is
synchronous, probably not).